US20110216516A1 - Semiconductor Module, Socket For The Same, And Semiconductor Module/Socket Assembly - Google Patents

Semiconductor Module, Socket For The Same, And Semiconductor Module/Socket Assembly Download PDF

Info

Publication number
US20110216516A1
US20110216516A1 US13/006,692 US201113006692A US2011216516A1 US 20110216516 A1 US20110216516 A1 US 20110216516A1 US 201113006692 A US201113006692 A US 201113006692A US 2011216516 A1 US2011216516 A1 US 2011216516A1
Authority
US
United States
Prior art keywords
circuit board
printed circuit
semiconductor module
socket
latch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US13/006,692
Other versions
US8385080B2 (en
Inventor
Jung-Hoon Kim
Seong-Chan Han
Dong-Chun Lee
Jae-Hoon Choi
Sun-Kyu Hwang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, DONG-CHUN, CHOI, JAE-HOON, HAN, SEONG-CHAN, HWANG, SUN-KYU, KIM, JUNG-HOON
Publication of US20110216516A1 publication Critical patent/US20110216516A1/en
Application granted granted Critical
Publication of US8385080B2 publication Critical patent/US8385080B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01RELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R33/00Coupling devices specially adapted for supporting apparatus and having one part acting as a holder providing support and electrical connection via a counterpart which is structurally associated with the apparatus, e.g. lamp holders; Separate parts thereof
    • H01R33/74Devices having four or more poles, e.g. holders for compact fluorescent lamps
    • H01R33/76Holders with sockets, clips, or analogous contacts adapted for axially-sliding engagement with parallely-arranged pins, blades, or analogous contacts on counterpart, e.g. electronic tube socket
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/32Holders for supporting the complete device in operation, i.e. detachable fixtures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus

Definitions

  • Example embodiments of the inventive concepts relate to a semiconductor module on which semiconductor devices are mounted, a socket into which the semiconductor module is placed or inserted, and a semiconductor module/socket assembly.
  • a semiconductor module for example, a memory semiconductor module, includes a plurality of memory semiconductor devices fixed, placed mounted on a printed circuit board (PCB). If heat generated in the plurality of semiconductor devices is not efficiently dissipated, the semiconductor module may suffer performance degradation, damage or failure due to thermal fatigue. Accordingly, it is necessary to cool the semiconductor module. To this end, a heat sink for improving the cooling performance by increasing a heat transfer rate per unit volume is often used as a cooling device. In order to ensure higher thermal reliability, research on a type and material of the heat sink and research on a thermal interface material (TIM) to reduce a thermal contact resistance between the heat sink and the semiconductor devices have been conducted actively.
  • TIM thermal interface material
  • Example embodiments of the inventive concepts provide a semiconductor module that dissipates heat generated in semiconductor devices, a socket for the semiconductor module, and a semiconductor module/socket assembly.
  • a semiconductor module including a printed circuit board including a plurality of semiconductor devices, a plurality of insulating layers and a plurality of metal layers.
  • the plurality of insulating layers and the plurality of metal layers being alternately stacked. Exposed portions of the plurality of metal layers are exposed to the outside of the semiconductor module at a first and a second ends of both surfaces of the printed circuit board, and the first end and the second end are at opposite ends of the printed circuit board.
  • the Plurality of insulating layers include outer insulating layers disposed on both surfaces of the printed circuit board and inner insulating layers.
  • the plurality of metal layers may include ground metal layers disposed on inner surfaces of the outer insulating layers and signal lines, the signal lines and the inner insulating layers being alternately disposed between the ground metal layers. Portions of the outer insulating layers are removed by required, desired or predetermined widths from the first end and the second end of the printed circuit board.
  • the metal layers may include copper (Cu) or aluminum (Al).
  • a plurality of circuit connecting tabs may be arranged at lower portions of the printed circuit board, and a plurality of hook insertion grooves may be formed in the first and second ends of the printed circuit board.
  • a socket into which a semiconductor module including a printed circuit board and a plurality of semiconductor devices mounted on the printed circuit board is inserted.
  • the socket may include a base member configured to couple the printed circuit board of the semiconductor module.
  • the socket may also include a plurality of latch members configured to secure the printed circuit board to the base member.
  • the base member may include an inner body having a slot into which a first end of the printed circuit board is inserted.
  • the base member may also include an outer body coupled to the inner body.
  • the outer body being formed of a metal and including coupling portions formed at the first and second ends of the outer body.
  • the outer body may also include a plurality of lower grooves formed in the plurality of coupling portions and configured to allow lower portions of the printed circuit board to be inserted thereinto.
  • the plurality of latch members may include a first latch body and a second latch body including a metal.
  • the first latch body being pivotably coupled to the first coupling portion and the second latch body being pivotably coupled to the second coupling portion.
  • the plurality of latch members may also include a first upper groove formed in the first latch body and a second upper groove formed in the second latch body. The first and the second upper grooves configured to allow each of upper portions of both longitudinal ends of the printed circuit board to be inserted thereinto.
  • Each of the outer body of the base member and the latch bodies of the latch members including copper (Cu) or aluminum (Al).
  • the outer body includes at least one air guide grooves.
  • the at least one air guide grooves may be formed in a first surface of the outer body and extend in a first direction of the outer body.
  • the lower grooves and the first and the second grooves may be aligned.
  • the inner body may include an insulating material, and a plurality of socket pins arranged at both sides of the slot may be coupled to the inner body.
  • Each of the latch members may further include a hook inserted into each of hook insertion grooves of the printed circuit board.
  • the hooks may be formed of an insulating material, and may be coupled as a separate member to the latch bodies.
  • a semiconductor module/socket assembly including a semiconductor module and a socket for the semiconductor module, wherein the semiconductor module includes a printed circuit board.
  • the printed circuit board may include plurality of insulating layers and a plurality of metal layers that are alternately stacked.
  • the semiconductor module may also include a plurality of semiconductor devices mounted on the printed circuit board.
  • the semiconductor module may also include a socket including a base member.
  • the base member may include an inner body having a slot into which a lower end of the printed circuit board is inserted, an outer body formed of metal coupled to the inner body.
  • the socket may also include a first coupling portion formed at a first end of the outer body and a second coupling potion formed at a second end of the outer body.
  • the socket may also include lower grooves formed in the first and the second coupling potions of a first and a second ends of the printed circuit board to be inserted thereinto. The first and the second ends of the printed are at opposite ends of the circuit board.
  • the socket may also include a first latch member including metal and a first latch body, the first latch body being pivotably coupled to the first coupling portion, and a second latch member including metal and a second latch body, the second latch body being pivotably couple to the second coupling portion.
  • the first and the second latch members configured to allow upper portions of the first and the second ends of the printed circuit board to be inserted thereinto.
  • Exposed portions of the plurality of metal layers are exposed to the outside of the semiconductor module at the first and the second ends of the printed circuit board, and the exposed portions of the plurality of metal layers contact the outer body, the first latch body and the second latch body in the upper grooves, and the first coupling portion and the second coupling portion in the lower grooves.
  • FIG. 1 is a perspective view of a semiconductor module according to embodiments of the inventive concepts
  • FIG. 2 is a partially enlarged perspective view illustrating a portion A of FIG. 1 ;
  • FIG. 3 is an exploded perspective view of a socket for the semiconductor module of FIG. 1 , according to embodiments of the inventive concepts;
  • FIG. 4 is a cross-sectional view of a base member of the socket taken along line B-B′ of FIG. 3 ;
  • FIG. 5 is an exploded perspective view for explaining a process of inserting the semiconductor module of FIG. 1 into the socket of FIG. 3 ;
  • FIG. 6 is a cross-sectional view illustrating a state where the semiconductor module of FIG. 1 is inserted into the socket of FIG. 3 ;
  • FIG. 7 is a partial front view for explaining a process of coupling latch members illustrated in FIG. 5 to the semiconductor module of FIG. 1 ;
  • FIG. 8 is a partial plan view illustrating a state where the latch members illustrated in FIG. 5 are coupled to the semiconductor module of FIG. 1 .
  • first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of example embodiments.
  • the term “and/or” includes any and all combinations of one or more of the associated listed items.
  • spatially relative terms e.g., “beneath,” “below,” “lower,” “above,” “upper” and the like
  • the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features.
  • the term “below” can encompass both an orientation that is above, as well as, below.
  • the device may be otherwise oriented (rotated 90 degrees or viewed or referenced at other orientations) and the spatially relative descriptors used herein should be interpreted accordingly.
  • Example embodiments are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures). As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, may be expected. Thus, example embodiments should not be construed as limited to the particular shapes of regions illustrated herein but may include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle may have rounded or curved features and/or a gradient (e.g., of implant concentration) at its edges rather than an abrupt change from an implanted region to a non-implanted region.
  • a gradient e.g., of implant concentration
  • a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation may take place.
  • the regions illustrated in the figures are schematic in nature and their shapes do not necessarily illustrate the actual shape of a region of a device and do not limit the scope.
  • FIG. 1 is a perspective view of a semiconductor module 100 according to an embodiment of the inventive concepts.
  • FIG. 2 is a partially enlarged perspective view illustrating a portion A of FIG. 1 .
  • the semiconductor module 100 for example, a memory semiconductor module, includes a printed circuit board (PCB) 110 having a substantially rectangular plate shape, and a plurality of memory semiconductor devices 120 , such as dynamic random access memories (DRAMs), mounted on the PCB 110 .
  • a plurality of circuit connecting tabs 122 are arranged at lower end portions of both surfaces of the PCB 110 , and hook insertion grooves 124 into which hooks 238 (see FIG. 3 ) of latch members 230 (see FIG. 3 ) are inserted are formed in both longitudinal and side ends of the PCB 110 .
  • the PCB 110 includes a plurality of metal layers 114 and 116 and a plurality of insulating layers 112 and 118 .
  • the insulating layers 112 include outer insulating layers 112 that are formed on both outer surfaces of the PCB 110 .
  • the metal layers 114 include ground metal layers 114 that are disposed on inner surfaces of the outer insulating layers 112 . That is, outer surfaces of the ground metal layers 114 are covered by the outer insulating layers 112 .
  • the metal layers 116 may be metal layers 116 for signal lines and insulating layers 118 may include inner insulating layers 118 alternately disposed between the ground metal layers 114 .
  • each of the metal layers 114 and 116 and the plurality of insulating layers 112 and 118 may be alternatively stacked. Additionally, each of the metal layers 114 and 116 may be formed of a metal having high electrical conductivity and thermal conductivity, for example, copper (Cu) or aluminium (Al).
  • the heat should be efficiently dissipated.
  • a greater part of the heat generated in the memory semiconductor devices 120 is transferred to the PCB 110 , it is efficient to dissipate the heat through the PCB 110 .
  • exposed portions 114 a of the ground metal layers 114 are exposed to the outside of the memory semiconductor module 100 at both longitudinal and side ends of both surfaces of the PCB 110 . If the outer insulating layers 112 are removed from both longitudinal and side ends of both surfaces of the PCB 110 by required, desired or predetermined widths “W”, the ground metal layers 114 disposed on the inner surfaces of the outer insulating layers 112 may be exposed by the required, desired or predetermined widths
  • the exposed portions 114 a of the ground metal layers 114 may contact an outer body 212 and latch bodies 232 , and each formed of a metal, of a socket 200 as will be described later, and thus the heat generated in the memory semiconductor devices 120 may be efficiently conducted to the socket 200 through the PCB 110 .
  • FIG. 3 is an exploded perspective view of the socket 200 for the semiconductor module 100 of FIG. 1 , according to an embodiment of the inventive concepts.
  • FIG. 4 is a cross-sectional view of a base member 210 of the socket 200 taken along line B-B′ of FIG. 3 .
  • the semiconductor module 100 of FIG. 1 is placed or inserted into and supported by the socket 200 for mounting the semiconductor module 100 .
  • FIG. 4 illustrates that the socket may be fixed, installed or placed on a main board 300 .
  • the socket 200 electrically connects the semiconductor module 100 to the main board 300 and supports the semiconductor module 100 .
  • the socket 200 may include the base member 210 to which a lower end of the PCB 110 of the semiconductor module 100 is coupled with and latch members 230 for fixing or stabilizing the PCB 110 .
  • the base member 210 may have a substantially long bar shape, and the base member 210 includes the outer body 212 and an inner body 222 .
  • a slot 224 extending in a longitudinal direction of the base member 210 is formed in a central portion of the inner body 222 .
  • the lower end of the PCB 110 of the semiconductor module 100 is placed, fixed or inserted into the slot 224 .
  • a plurality of socket pins 226 are used to electrically connect the plurality of circuit connecting tabs 122 of the semiconductor module 100 to the base member 210 .
  • the plurality of circuit connecting tabs 122 maybe arranged at the lower end portions of both surfaces of the PCB 110 .
  • the plurality of socket pins 226 are arranged at both sides of the slot 224 , and are coupled to and supported by the inner body 222 . If the socket 200 is installed on the main board 300 , the socket pins 226 are electrically connected to circuits disposed in the main board 300 .
  • the inner body 222 may be formed of an insulating material for electrical insulation between the outer body 212 and the socket pins 226 each formed of a metal as will be described later.
  • the outer body 212 of the socket 200 is coupled to an outer surface of the inner body 222 of the socket 200 .
  • the outer body 212 includes coupling portions 214 disposed at both longitudinal and side ends of the outer body 212 .
  • the latch members 230 are pivotably coupled to the coupling portions 214 .
  • the latch members have lower grooves 216 into which lower portions of both longitudinal and side ends of the PCB 110 are fixed, placed or inserted.
  • the outer body 212 may be formed of a metal having a higher thermal conductivity, for example, copper (Cu) or aluminium (Al). Accordingly, the coupling portions 214 of the outer body 212 and the exposed portions 114 a of the ground metal layers 114 of the PCB 110 contact each other in the lower grooves 216 .
  • each of the coupling portions 214 and the exposed portions 114 a of the ground metal layers 114 are formed of a metal having a higher thermal conductivity, heat generated in the memory semiconductor devices 120 may be efficiently conducted to the socket 200 if the coupling portions 214 contact the exposed portions 114 a.
  • One or more air guide grooves 219 may be formed in the outer body 212 .
  • the air guide grooves 219 may be formed to a required, desired or predetermined depth from a bottom surface of the outer body 212 to extend in a longitudinal direction of the outer body 212 .
  • the outer body 212 may have a plurality of heat-dissipating fins 213 formed at a lower portion of the outer body 212 .
  • heat-dissipation efficiency may be further improved.
  • Each of the latch members 230 includes a latch body 232 pivotably coupled to each of the coupling portions 214 , and a hook 238 disposed on the latch body 232 .
  • a pivot shaft 234 protrudes or extends from a lower end of the latch body 232 . If the pivot shafts 234 are placed, fixed or inserted into pivot shaft insertion grooves 218 formed in the coupling portions 214 , the latch members 230 are pivotably coupled to the coupling portions 214 .
  • Upper grooves 236 into which upper portions of both longitudinal and side ends of the PCB 110 are fixed, placed or inserted are formed in the latch bodies 232 .
  • the latch bodies 232 may be formed of a metal having higher thermal conductivity, for example, copper (Cu) or aluminium (Al). Accordingly, the latch bodies 232 and the exposed portions 114 a of the ground metal layers 114 of the PCB 110 contact each other in the upper grooves 216 .
  • each of the latch bodies 232 and the exposed portions 114 a of the ground metal layers 114 are formed of a metal having higher thermal conductivity, heat generated in the memory semiconductor devices 120 may be efficiently conducted to the socket 200 if the latch bodies 232 contact the exposed portions 114 a of the ground metal layers 114 .
  • the hooks 238 are placed, fixed or inserted into the hook insertion grooves 124 formed in both longitudinal and side ends of the PCB 110 , so that the semiconductor module 100 is fixed or stabilized to the socket 200 . Since the metal layers 116 for signal lines of the PCB 110 may be exposed through the hook insertion grooves 124 , the hooks 238 may be formed of an insulating material so as to be insulated from the metal layers 116 for signal lines, and may be coupled as a separate member to the latch bodies 232 formed of a metal.
  • FIG. 5 is an exploded perspective view for explaining a process of inserting or stabilizing the semiconductor module 100 of FIG. 1 in the socket 200 of FIG. 3 .
  • FIG. 6 is a cross-sectional view illustrating a state where the semiconductor module 100 of FIG. 1 is placed, fixed or inserted into the socket 200 of FIG. 3 .
  • the semiconductor module 100 is placed, fixed or inserted into and supported or stabilized by the socket 200 .
  • the lower end of the PCB 110 of the semiconductor module 100 is placed, fixed or inserted into the slot 224 formed in the base member 210 of the socket 200 , and the lower portions of both longitudinal and side ends of the PCB 110 are placed, fixed or inserted into the lower grooves 216 formed in the coupling portions 214 .
  • the circuit connecting tabs 122 arranged at the lower end portions of the PCB 110 electrically contact the socket pins 226 arranged at both sides of the slot 224
  • the exposed portions 114 a of the ground metal layers 114 of the PCB 110 thermally contact the coupling portions 214 of the outer body 212 .
  • the latch members 230 may be pivoted away from the center of the base member 210 .
  • FIG. 7 is a partial front view for explaining a process of coupling the latch members 230 illustrated in FIG. 5 to the semiconductor module 100 of FIG. 1 .
  • FIG. 8 is a partial plan view illustrating a state where the latch members 230 illustrated in FIG. 5 are coupled to the semiconductor module 100 of FIG. 1 .
  • the latch members 230 are pivoted and erected.
  • the hooks 238 of the latch members 230 are placed, fixed or inserted into the hook insertion grooves 124 of the PCB 110 , and the upper portions of both longitudinal and side ends of the PCB 110 are placed, fixed or inserted into the upper grooves 236 of the latch bodies 232 .
  • the semiconductor module 100 is fixed to the socket 200 , and the exposed portions 114 a of the ground metal layers 114 of the PCB 110 thermally contact the latch bodies 232 .
  • the metal layers 116 for signal lines of the PCB 110 are exposed at side surfaces of both longitudinal and side ends of the PCB 110 , the metal layers 116 for signal lines do not need to contact the outer body 212 and the latch bodies 232 each formed of a metal. To this end, required, desired or predetermined gaps G may be formed between inner surfaces of the upper grooves 236 and the lower grooves 216 and the side surfaces of both longitudinal ends of the PCB 110 .
  • the exposed portions 114 a of the ground metal layers 114 are exposed at both longitudinal and side ends of the PCB 110 of the semiconductor module 100 , and contact the latch bodies 232 and the outer body 212 , of the socket 200 .
  • the latch bodies 232 and the outer body 212 are each formed of a metal. Accordingly, heat generated in the memory semiconductor devices 120 may be transferred to the socket 200 through the PCB 110 , and may be efficiently dissipated by convection, radiation, and/or conduction to the main board 300 . Once the cooling performance of the memory semiconductor devices 120 is improved in this way, the performance of the memory semiconductor devices 120 may be improved and the lifetime of the memory semiconductor devices 120 may be extended.
  • a heat sink may be used in the semiconductor module 110 even further improving heat-dissipation efficiency within the system

Abstract

A semiconductor module, a socket for the same, and a semiconductor module/socket assembly are disclosed. The semiconductor module includes a printed circuit board including a plurality of semiconductor devices, a plurality of insulating layers and a plurality of metal layers, the plurality of insulating layers and the plurality of metal layers are alternately stacked. Exposed portions of the metal layers are exposed to the outside of the semiconductor module at a first and a second ends of the printed circuit board. The first end and the second end are at opposite ends of the printed circuit board.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application claims priority under 35 U.S.C. §119 from Korean Patent Application No. 10-2010-0019566, filed on Mar. 4, 2010, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
  • BACKGROUND
  • Example embodiments of the inventive concepts relate to a semiconductor module on which semiconductor devices are mounted, a socket into which the semiconductor module is placed or inserted, and a semiconductor module/socket assembly.
  • As many electronic devices including semiconductor devices have been developed to have smaller sizes and operate at higher speeds, problems caused by heat generated in the semiconductor devices have become more severe.
  • A semiconductor module, for example, a memory semiconductor module, includes a plurality of memory semiconductor devices fixed, placed mounted on a printed circuit board (PCB). If heat generated in the plurality of semiconductor devices is not efficiently dissipated, the semiconductor module may suffer performance degradation, damage or failure due to thermal fatigue. Accordingly, it is necessary to cool the semiconductor module. To this end, a heat sink for improving the cooling performance by increasing a heat transfer rate per unit volume is often used as a cooling device. In order to ensure higher thermal reliability, research on a type and material of the heat sink and research on a thermal interface material (TIM) to reduce a thermal contact resistance between the heat sink and the semiconductor devices have been conducted actively.
  • A great part of the heat generated in the semiconductor devices is transferred to the PCB on which the semiconductor devices are mounted. Accordingly, there is a limitation in improving the heat-dissipation efficiency by using only the heat sink that contacts the surfaces of the semiconductor devices.
  • SUMMARY
  • Example embodiments of the inventive concepts provide a semiconductor module that dissipates heat generated in semiconductor devices, a socket for the semiconductor module, and a semiconductor module/socket assembly.
  • According to an aspect of the inventive concepts, there is provided a semiconductor module including a printed circuit board including a plurality of semiconductor devices, a plurality of insulating layers and a plurality of metal layers. The plurality of insulating layers and the plurality of metal layers being alternately stacked. Exposed portions of the plurality of metal layers are exposed to the outside of the semiconductor module at a first and a second ends of both surfaces of the printed circuit board, and the first end and the second end are at opposite ends of the printed circuit board.
  • The Plurality of insulating layers include outer insulating layers disposed on both surfaces of the printed circuit board and inner insulating layers. The plurality of metal layers may include ground metal layers disposed on inner surfaces of the outer insulating layers and signal lines, the signal lines and the inner insulating layers being alternately disposed between the ground metal layers. Portions of the outer insulating layers are removed by required, desired or predetermined widths from the first end and the second end of the printed circuit board.
  • In further example embodiments, the metal layers may include copper (Cu) or aluminum (Al).
  • In other example embodiments, a plurality of circuit connecting tabs may be arranged at lower portions of the printed circuit board, and a plurality of hook insertion grooves may be formed in the first and second ends of the printed circuit board.
  • According to another example embodiment of the inventive concepts, there is provided a socket into which a semiconductor module including a printed circuit board and a plurality of semiconductor devices mounted on the printed circuit board is inserted. The socket may include a base member configured to couple the printed circuit board of the semiconductor module. The socket may also include a plurality of latch members configured to secure the printed circuit board to the base member. The base member may include an inner body having a slot into which a first end of the printed circuit board is inserted. The base member may also include an outer body coupled to the inner body. The outer body being formed of a metal and including coupling portions formed at the first and second ends of the outer body. The outer body may also include a plurality of lower grooves formed in the plurality of coupling portions and configured to allow lower portions of the printed circuit board to be inserted thereinto.
  • The plurality of latch members may include a first latch body and a second latch body including a metal. The first latch body being pivotably coupled to the first coupling portion and the second latch body being pivotably coupled to the second coupling portion. The plurality of latch members may also include a first upper groove formed in the first latch body and a second upper groove formed in the second latch body. The first and the second upper grooves configured to allow each of upper portions of both longitudinal ends of the printed circuit board to be inserted thereinto.
  • Each of the outer body of the base member and the latch bodies of the latch members including copper (Cu) or aluminum (Al).
  • In a further example embodiment, the outer body includes at least one air guide grooves. The at least one air guide grooves may be formed in a first surface of the outer body and extend in a first direction of the outer body.
  • In another example embodiment, if the semiconductor module is inserted into the socket, the lower grooves and the first and the second grooves may be aligned.
  • The inner body may include an insulating material, and a plurality of socket pins arranged at both sides of the slot may be coupled to the inner body.
  • Each of the latch members may further include a hook inserted into each of hook insertion grooves of the printed circuit board. The hooks may be formed of an insulating material, and may be coupled as a separate member to the latch bodies.
  • According to another aspect of the inventive concepts, there is provided a semiconductor module/socket assembly including a semiconductor module and a socket for the semiconductor module, wherein the semiconductor module includes a printed circuit board. The printed circuit board may include plurality of insulating layers and a plurality of metal layers that are alternately stacked. The semiconductor module may also include a plurality of semiconductor devices mounted on the printed circuit board. The semiconductor module may also include a socket including a base member. The base member may include an inner body having a slot into which a lower end of the printed circuit board is inserted, an outer body formed of metal coupled to the inner body. The socket may also include a first coupling portion formed at a first end of the outer body and a second coupling potion formed at a second end of the outer body. The socket may also include lower grooves formed in the first and the second coupling potions of a first and a second ends of the printed circuit board to be inserted thereinto. The first and the second ends of the printed are at opposite ends of the circuit board.
  • The socket may also include a first latch member including metal and a first latch body, the first latch body being pivotably coupled to the first coupling portion, and a second latch member including metal and a second latch body, the second latch body being pivotably couple to the second coupling portion. The first and the second latch members configured to allow upper portions of the first and the second ends of the printed circuit board to be inserted thereinto.
  • Exposed portions of the plurality of metal layers are exposed to the outside of the semiconductor module at the first and the second ends of the printed circuit board, and the exposed portions of the plurality of metal layers contact the outer body, the first latch body and the second latch body in the upper grooves, and the first coupling portion and the second coupling portion in the lower grooves.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Exemplary embodiments of the inventive concept will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings in which:
  • FIG. 1 is a perspective view of a semiconductor module according to embodiments of the inventive concepts;
  • FIG. 2 is a partially enlarged perspective view illustrating a portion A of FIG. 1;
  • FIG. 3 is an exploded perspective view of a socket for the semiconductor module of FIG. 1, according to embodiments of the inventive concepts;
  • FIG. 4 is a cross-sectional view of a base member of the socket taken along line B-B′ of FIG. 3;
  • FIG. 5 is an exploded perspective view for explaining a process of inserting the semiconductor module of FIG. 1 into the socket of FIG. 3;
  • FIG. 6 is a cross-sectional view illustrating a state where the semiconductor module of FIG. 1 is inserted into the socket of FIG. 3;
  • FIG. 7 is a partial front view for explaining a process of coupling latch members illustrated in FIG. 5 to the semiconductor module of FIG. 1; and
  • FIG. 8 is a partial plan view illustrating a state where the latch members illustrated in FIG. 5 are coupled to the semiconductor module of FIG. 1.
  • DETAILED DESCRIPTION OF THE EMBODIMENTS
  • Various example embodiments will now be described more fully with reference to the accompanying drawings in which some example embodiments are shown. However, specific structural and functional details disclosed herein are merely representative for purposes of describing example embodiments. Thus, the invention may be embodied in many alternate forms and should not be construed as limited to only example embodiments set forth herein. Therefore, it should be understood that there is no intent to limit example embodiments to the particular forms disclosed, but on the contrary, example embodiments are to cover all modifications, equivalents, and alternatives falling within the scope of the invention.
  • In the drawings, the thicknesses of layers and regions may be exaggerated for clarity, and like numbers refer to like elements throughout the description of the figures.
  • Although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of example embodiments. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
  • It will be understood that, if an element is referred to as being “connected” or “coupled” to another element, it can be directly connected, or coupled, to the other element or intervening elements may be present. In contrast, if an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a like fashion (e.g., “between” versus “directly between,” “adjacent” versus “directly adjacent,” etc.).
  • The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural fauns as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes” and/or “including,” if used herein, specify the presence of stated features, integers, steps, operations, elements and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or groups thereof.
  • Spatially relative terms (e.g., “beneath,” “below,” “lower,” “above,” “upper” and the like) may be used herein for ease of description to describe one element or a relationship between a feature and another element or feature as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, for example, the term “below” can encompass both an orientation that is above, as well as, below. The device may be otherwise oriented (rotated 90 degrees or viewed or referenced at other orientations) and the spatially relative descriptors used herein should be interpreted accordingly.
  • Example embodiments are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures). As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, may be expected. Thus, example embodiments should not be construed as limited to the particular shapes of regions illustrated herein but may include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle may have rounded or curved features and/or a gradient (e.g., of implant concentration) at its edges rather than an abrupt change from an implanted region to a non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation may take place. Thus, the regions illustrated in the figures are schematic in nature and their shapes do not necessarily illustrate the actual shape of a region of a device and do not limit the scope.
  • It should also be noted that in some alternative implementations, the functions/acts noted may occur out of the order noted in the figures. For example, two figures shown in succession may in fact be executed substantially concurrently or may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
  • Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which example embodiments belong. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
  • In order to more specifically describe example embodiments, various aspects will be described in detail with reference to the attached drawings. However, the present invention is not limited to example embodiments described.
  • The inventive concepts will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the inventive concepts are shown. In the drawings, the same reference numerals denote the same elements.
  • FIG. 1 is a perspective view of a semiconductor module 100 according to an embodiment of the inventive concepts. FIG. 2 is a partially enlarged perspective view illustrating a portion A of FIG. 1.
  • Referring to FIGS. 1 and 2, the semiconductor module 100, for example, a memory semiconductor module, includes a printed circuit board (PCB) 110 having a substantially rectangular plate shape, and a plurality of memory semiconductor devices 120, such as dynamic random access memories (DRAMs), mounted on the PCB 110. A plurality of circuit connecting tabs 122 are arranged at lower end portions of both surfaces of the PCB 110, and hook insertion grooves 124 into which hooks 238 (see FIG. 3) of latch members 230 (see FIG. 3) are inserted are formed in both longitudinal and side ends of the PCB 110.
  • The PCB 110 includes a plurality of metal layers 114 and 116 and a plurality of insulating layers 112 and 118. The insulating layers 112 include outer insulating layers 112 that are formed on both outer surfaces of the PCB 110. The metal layers 114 include ground metal layers 114 that are disposed on inner surfaces of the outer insulating layers 112. That is, outer surfaces of the ground metal layers 114 are covered by the outer insulating layers 112. The metal layers 116 may be metal layers 116 for signal lines and insulating layers 118 may include inner insulating layers 118 alternately disposed between the ground metal layers 114. Therefore, the plurality of metal layers 114 and 116 and the plurality of insulating layers 112 and 118 may be alternatively stacked. Additionally, each of the metal layers 114 and 116 may be formed of a metal having high electrical conductivity and thermal conductivity, for example, copper (Cu) or aluminium (Al).
  • As described above, since a greater amount of heat is generated in the memory semiconductor devices 120 of the semiconductor module 100, in order to reduce, limit or prevent performance degradation, failure and damage due to thermal fatigue, the heat should be efficiently dissipated. In particular, since a greater part of the heat generated in the memory semiconductor devices 120 is transferred to the PCB 110, it is efficient to dissipate the heat through the PCB 110.
  • To this end, exposed portions 114 a of the ground metal layers 114 are exposed to the outside of the memory semiconductor module 100 at both longitudinal and side ends of both surfaces of the PCB 110. If the outer insulating layers 112 are removed from both longitudinal and side ends of both surfaces of the PCB 110 by required, desired or predetermined widths “W”, the ground metal layers 114 disposed on the inner surfaces of the outer insulating layers 112 may be exposed by the required, desired or predetermined widths
  • Referring to FIGS. 2 and 3, the exposed portions 114 a of the ground metal layers 114 may contact an outer body 212 and latch bodies 232, and each formed of a metal, of a socket 200 as will be described later, and thus the heat generated in the memory semiconductor devices 120 may be efficiently conducted to the socket 200 through the PCB 110.
  • FIG. 3 is an exploded perspective view of the socket 200 for the semiconductor module 100 of FIG. 1, according to an embodiment of the inventive concepts. FIG. 4 is a cross-sectional view of a base member 210 of the socket 200 taken along line B-B′ of FIG. 3.
  • Referring to FIGS. 3 and 4, the semiconductor module 100 of FIG. 1 is placed or inserted into and supported by the socket 200 for mounting the semiconductor module 100. FIG. 4 illustrates that the socket may be fixed, installed or placed on a main board 300. Accordingly, the socket 200 electrically connects the semiconductor module 100 to the main board 300 and supports the semiconductor module 100. The socket 200 may include the base member 210 to which a lower end of the PCB 110 of the semiconductor module 100 is coupled with and latch members 230 for fixing or stabilizing the PCB 110.
  • The base member 210 may have a substantially long bar shape, and the base member 210 includes the outer body 212 and an inner body 222. A slot 224 extending in a longitudinal direction of the base member 210 is formed in a central portion of the inner body 222. The lower end of the PCB 110 of the semiconductor module 100 is placed, fixed or inserted into the slot 224. A plurality of socket pins 226 are used to electrically connect the plurality of circuit connecting tabs 122 of the semiconductor module 100 to the base member 210. The plurality of circuit connecting tabs 122 maybe arranged at the lower end portions of both surfaces of the PCB 110. The plurality of socket pins 226 are arranged at both sides of the slot 224, and are coupled to and supported by the inner body 222. If the socket 200 is installed on the main board 300, the socket pins 226 are electrically connected to circuits disposed in the main board 300. The inner body 222 may be formed of an insulating material for electrical insulation between the outer body 212 and the socket pins 226 each formed of a metal as will be described later.
  • The outer body 212 of the socket 200 is coupled to an outer surface of the inner body 222 of the socket 200. The outer body 212 includes coupling portions 214 disposed at both longitudinal and side ends of the outer body 212. The latch members 230 are pivotably coupled to the coupling portions 214. The latch members have lower grooves 216 into which lower portions of both longitudinal and side ends of the PCB 110 are fixed, placed or inserted. The outer body 212 may be formed of a metal having a higher thermal conductivity, for example, copper (Cu) or aluminium (Al). Accordingly, the coupling portions 214 of the outer body 212 and the exposed portions 114 a of the ground metal layers 114 of the PCB 110 contact each other in the lower grooves 216. Since each of the coupling portions 214 and the exposed portions 114 a of the ground metal layers 114 are formed of a metal having a higher thermal conductivity, heat generated in the memory semiconductor devices 120 may be efficiently conducted to the socket 200 if the coupling portions 214 contact the exposed portions 114 a.
  • One or more air guide grooves 219 may be formed in the outer body 212. The air guide grooves 219 may be formed to a required, desired or predetermined depth from a bottom surface of the outer body 212 to extend in a longitudinal direction of the outer body 212. Accordingly, the outer body 212 may have a plurality of heat-dissipating fins 213 formed at a lower portion of the outer body 212. As described above, since the outer body 212 includes the one or more air guide grooves 219 and the plurality of heat-dissipating fins 213, heat-dissipation efficiency may be further improved.
  • Each of the latch members 230 includes a latch body 232 pivotably coupled to each of the coupling portions 214, and a hook 238 disposed on the latch body 232. A pivot shaft 234 protrudes or extends from a lower end of the latch body 232. If the pivot shafts 234 are placed, fixed or inserted into pivot shaft insertion grooves 218 formed in the coupling portions 214, the latch members 230 are pivotably coupled to the coupling portions 214. Upper grooves 236 into which upper portions of both longitudinal and side ends of the PCB 110 are fixed, placed or inserted are formed in the latch bodies 232. If the semiconductor module 100 is fixed, placed or inserted into the socket 200, the upper grooves 236 are aligned with the lower grooves 216 formed in the coupling portions 214 of the base member 210. The latch bodies 232 may be formed of a metal having higher thermal conductivity, for example, copper (Cu) or aluminium (Al). Accordingly, the latch bodies 232 and the exposed portions 114 a of the ground metal layers 114 of the PCB 110 contact each other in the upper grooves 216. Since each of the latch bodies 232 and the exposed portions 114 a of the ground metal layers 114 are formed of a metal having higher thermal conductivity, heat generated in the memory semiconductor devices 120 may be efficiently conducted to the socket 200 if the latch bodies 232 contact the exposed portions 114 a of the ground metal layers 114.
  • The hooks 238 are placed, fixed or inserted into the hook insertion grooves 124 formed in both longitudinal and side ends of the PCB 110, so that the semiconductor module 100 is fixed or stabilized to the socket 200. Since the metal layers 116 for signal lines of the PCB 110 may be exposed through the hook insertion grooves 124, the hooks 238 may be formed of an insulating material so as to be insulated from the metal layers 116 for signal lines, and may be coupled as a separate member to the latch bodies 232 formed of a metal.
  • FIG. 5 is an exploded perspective view for explaining a process of inserting or stabilizing the semiconductor module 100 of FIG. 1 in the socket 200 of FIG. 3. FIG. 6 is a cross-sectional view illustrating a state where the semiconductor module 100 of FIG. 1 is placed, fixed or inserted into the socket 200 of FIG. 3.
  • Referring to FIGS. 5 and 6, the semiconductor module 100 is placed, fixed or inserted into and supported or stabilized by the socket 200. In detail, the lower end of the PCB 110 of the semiconductor module 100 is placed, fixed or inserted into the slot 224 formed in the base member 210 of the socket 200, and the lower portions of both longitudinal and side ends of the PCB 110 are placed, fixed or inserted into the lower grooves 216 formed in the coupling portions 214. Accordingly, the circuit connecting tabs 122 arranged at the lower end portions of the PCB 110 electrically contact the socket pins 226 arranged at both sides of the slot 224 The exposed portions 114 a of the ground metal layers 114 of the PCB 110 thermally contact the coupling portions 214 of the outer body 212. In order to more easily place, fix or insert the PCB 110 into the slot 224, the latch members 230 may be pivoted away from the center of the base member 210.
  • FIG. 7 is a partial front view for explaining a process of coupling the latch members 230 illustrated in FIG. 5 to the semiconductor module 100 of FIG. 1. FIG. 8 is a partial plan view illustrating a state where the latch members 230 illustrated in FIG. 5 are coupled to the semiconductor module 100 of FIG. 1.
  • Referring to FIGS. 7 and 8, when the lower end of the PCB 110 is placed, fixed or inserted into the slot 224 of the socket 200, the latch members 230 are pivoted and erected. At this time, the hooks 238 of the latch members 230 are placed, fixed or inserted into the hook insertion grooves 124 of the PCB 110, and the upper portions of both longitudinal and side ends of the PCB 110 are placed, fixed or inserted into the upper grooves 236 of the latch bodies 232. Accordingly, the semiconductor module 100 is fixed to the socket 200, and the exposed portions 114 a of the ground metal layers 114 of the PCB 110 thermally contact the latch bodies 232.
  • If the metal layers 116 for signal lines of the PCB 110 are exposed at side surfaces of both longitudinal and side ends of the PCB 110, the metal layers 116 for signal lines do not need to contact the outer body 212 and the latch bodies 232 each formed of a metal. To this end, required, desired or predetermined gaps G may be formed between inner surfaces of the upper grooves 236 and the lower grooves 216 and the side surfaces of both longitudinal ends of the PCB 110.
  • As described above, according to the inventive concepts, the exposed portions 114 a of the ground metal layers 114 are exposed at both longitudinal and side ends of the PCB 110 of the semiconductor module 100, and contact the latch bodies 232 and the outer body 212, of the socket 200. Wherein the latch bodies 232 and the outer body 212 are each formed of a metal. Accordingly, heat generated in the memory semiconductor devices 120 may be transferred to the socket 200 through the PCB 110, and may be efficiently dissipated by convection, radiation, and/or conduction to the main board 300. Once the cooling performance of the memory semiconductor devices 120 is improved in this way, the performance of the memory semiconductor devices 120 may be improved and the lifetime of the memory semiconductor devices 120 may be extended. Furthermore, an improved, enhanced or sufficient cooling performance is achieved without using a heat sink that is commonly used in the related art, and thus, heat sink manufacturing and assembly costs may be saved. Moreover, if necessary, a heat sink may be used in the semiconductor module 110 even further improving heat-dissipation efficiency within the system
  • While the inventive concepts have been particularly shown and described with reference to exemplary embodiments thereof, it will be understood that various changes in form and details may be made therein without departing from the spirit and scope of the following claims. Accordingly, the scope of the inventive concepts is defined by the appended claims.

Claims (20)

1. A semiconductor module comprising:
a printed circuit board including a plurality of semiconductor devices, a plurality of insulating layers and a plurality of metal layers, the plurality of insulating layers and the plurality of metal layers being alternately stacked; and
wherein exposed portions of the plurality of metal layers are exposed to the outside of the semiconductor module at a first and a second ends of the printed circuit board, and the first end and the second end are at opposite ends of the printed circuit board.
2. The semiconductor module of claim 1, wherein,
the plurality of insulating layers include outer insulating layers disposed on both surfaces of the printed circuit board and inner insulating layers; and
the plurality of metal layers include ground metal layers disposed on inner surfaces of the outer insulating layers and signal lines, the signal lines and the inner insulating layers being alternately disposed between the ground metal layers, and wherein portions of the outer insulating layers are removed from the first end and the second end of the printed circuit board.
3. The semiconductor module of claim 1, wherein the plurality of metal layers include copper (Cu) or aluminum (Al).
4. The semiconductor module of claim 1, wherein a plurality of circuit connecting tabs are arranged at lower portions of the printed circuit board, and a plurality of hook insertion grooves are formed in both the first and second ends of the printed circuit board.
5. A socket into which a semiconductor module having a printed circuit board and a plurality of semiconductor devices mounted on the printed circuit board is inserted, the socket comprising:
a base member configured to couple to the printed circuit board of the semiconductor module; and
a plurality of latch members configured to secure the printed circuit board to the base member, the base member including,
an inner body having a slot into which a first end of the printed circuit board is inserted;
an outer body coupled to the inner body, the outer body being formed of metal, and the outer body including,
a plurality coupling portions, a first coupling portion being formed at a first end of the outer body, and a second coupling portion being formed at a second end of the outer body; and
a plurality of lower grooves formed in the plurality coupling portions and configured to allow lower portions of the printed circuit board to be inserted thereinto; and
the plurality of latch members including,
a first latch body and a second latch body including metal, the first latch body pivotably coupled to the first coupling portion and the second latch body pivotably coupled to the second coupling portion; and
a first upper groove formed in the first latch body and a second upper groove formed in the second latch body configured to allow each of upper portions of the printed circuit board to be inserted thereinto.
6. The socket of claim 5, wherein the outer body, the first latch body and the second latch body include copper (Cu) or aluminum (Al).
7. The socket of claim 5, wherein the outer body includes one or more air guide grooves.
8. The socket of claim 7, wherein the one or more air guide grooves are formed in a first surface of the outer body and extend in a first direction of the outer body.
9. The socket of claim 5, wherein, if the semiconductor module is inserted into the socket, the lower grooves and the first and the second upper grooves are aligned with each other.
10. The socket of claim 5, wherein the inner body includes an insulating material, and a plurality of socket pins arranged at both sides of the slot are coupled to the inner body.
11. The socket of claim 5, wherein each of the first latch body and the second latch body further comprise:
a hook inserted into each of hook insertion grooves of the printed circuit board.
12. The socket of claim 11, wherein the hooks include an insulating material, and are coupled as a separate member to a respective one of the first latch body and the second latch body.
13. A semiconductor module/socket assembly comprising:
a semiconductor module including;
a printed circuit board including a plurality of insulating layers and a plurality of metal layers that are alternately stacked; and
a plurality of semiconductor devices mounted on the printed circuit board; and
a socket for the semiconductor module including,
a base member including an inner body having a slot into which a lower end of the printed circuit board is inserted, an outer body formed of metal coupled to the inner body, and the outer body including,
a first coupling portion formed at a first end of the outer body and a second coupling portion formed at a second end of the outer body, and lower grooves formed in the first and the second coupling portions, and the lower groves configured to allow lower portions of a first and a second ends of the printed circuit board to be inserted thereinto, and the first end and the second end are at opposite ends of the printed circuit board, and
a first latch member formed of metal and including a first latch body, the first latch body being pivotably coupled to the first coupling portion, and a second latch member formed of metal and including a second latch body, the second latch body being pivotably coupled to the second coupling portion, and the first and the second latch members configured to allow upper portions of the first and the second ends of the printed circuit board to be inserted thereinto,
wherein exposed portions of the plurality of metal layers are exposed to the outside of the semiconductor module at the first and the second ends of the printed circuit board, and the exposed portions of the plurality of metal layers contact the outer body, the first latch body and the second latch body the upper grooves, and the first coupling portion and the second coupling portion in the lower grooves.
14. The semiconductor module/socket assembly of claim 13, wherein
the plurality of insulating layers include outer insulating layers disposed on a first and a second surfaces of the printed circuit board and inner insulating layers;
the plurality of metal layers include ground metal layers disposed on inner surfaces of the outer insulating layers and signal lines, the signal lines and the inner insulating layers being alternately disposed between the ground metal layers; and
wherein portions of the outer insulating layers are removed from both ends of the printed circuit board so that the ground metal layers are exposed to the outside of the semiconductor module.
15. The semiconductor module/socket assembly of claim 13, wherein each of the plurality of metal layers, the outer body of the base member, the first latch body and the second latch bodies include copper (Cu) or aluminum (Al).
16. The semiconductor module/socket assembly of claim 13, wherein a plurality of circuit connecting tabs are arranged at lower portions of the printed circuit board, the inner body includes an insulating material, and a plurality of socket pins coupled to the inner body and the plurality of the socket pins arranged at both sides of the slot and electrically contact the plurality of circuit connecting tabs.
17. The semiconductor module/socket assembly of claim 13, wherein hook insertion grooves are formed in the first and the second ends of the printed circuit board, and the first latch member and the second latch member include a first and a second hooks that are configured to be inserted into a respective one of the hook insertion grooves formed in the first and the second ends of the printed circuit board.
18. The semiconductor module/socket assembly of claim 17, wherein the first and the second hooks include an insulating material, and are coupled as a separate member to a respective one of the first latch body and the second latch bodies.
19. The semiconductor module/socket assembly of claim 13, wherein the bottom surface of the outer body includes one or more air guide grooves, and the one or more air grooves extend in a first direction of the outer body.
20. The semiconductor module/socket assembly of claim 13, wherein, if the semiconductor module is inserted into the socket, the lower grooves and the upper grooves are aligned.
US13/006,692 2010-03-04 2011-01-14 Semiconductor module, socket for the same, and semiconductor module/socket assembly Active 2031-08-19 US8385080B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2010-0019566 2010-03-04
KR1020100019566A KR101673520B1 (en) 2010-03-04 2010-03-04 Semiconductor module, socket for semiconductor module and connection structure thereof

Publications (2)

Publication Number Publication Date
US20110216516A1 true US20110216516A1 (en) 2011-09-08
US8385080B2 US8385080B2 (en) 2013-02-26

Family

ID=44531194

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/006,692 Active 2031-08-19 US8385080B2 (en) 2010-03-04 2011-01-14 Semiconductor module, socket for the same, and semiconductor module/socket assembly

Country Status (2)

Country Link
US (1) US8385080B2 (en)
KR (1) KR101673520B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150349440A1 (en) * 2014-05-27 2015-12-03 Samsung Electronics Co., Ltd. Semiconductor module socket and connection structure of the same
CN105208822A (en) * 2015-11-10 2015-12-30 重庆地质仪器厂 Transient receiver
CN106299777A (en) * 2015-05-11 2017-01-04 美国莫列斯股份有限公司 Card edge connector and card edge connector combination
US20210404751A1 (en) * 2020-06-29 2021-12-30 SK Hynix Inc. Liquid cooling structure and liquid cooling system including the liquid cooling structure

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5709609B2 (en) * 2011-03-31 2015-04-30 センサータ テクノロジーズ マサチューセッツ インコーポレーテッド socket
TWI479751B (en) * 2013-01-08 2015-04-01 Twinhead Int Corp Securing device
US20170273169A1 (en) * 2014-09-24 2017-09-21 Hewlett Packard Enterprise Development Lp Heat sink with a load spreading bar
KR101655748B1 (en) * 2015-03-26 2016-09-09 주식회사 오킨스전자 Overheating prevention module test socket
TWI616034B (en) * 2015-05-11 2018-02-21 莫仕股份有限公司 Card edge connector and card edge connector assembly
EP3112830B1 (en) 2015-07-01 2018-08-22 Sensata Technologies, Inc. Temperature sensor and method for the production of a temperature sensor
JP6107903B2 (en) * 2015-09-07 2017-04-05 株式会社オートネットワーク技術研究所 Card edge connector
KR102471223B1 (en) * 2015-11-13 2022-11-25 현대모비스 주식회사 Cooling device for power semiconductor
JP6706494B2 (en) 2015-12-14 2020-06-10 センサータ テクノロジーズ インコーポレーテッド Interface structure
US10428716B2 (en) 2016-12-20 2019-10-01 Sensata Technologies, Inc. High-temperature exhaust sensor
US10502641B2 (en) 2017-05-18 2019-12-10 Sensata Technologies, Inc. Floating conductor housing
JP6991782B2 (en) 2017-08-23 2022-01-13 センサータ テクノロジーズ インコーポレーテッド socket
US10763606B1 (en) * 2019-08-23 2020-09-01 Cisco Technology, Inc. Contamination protection for module and connector interface in a network device
KR102270588B1 (en) * 2019-10-14 2021-06-30 주식회사 아테코 Test tray insert and test handler for semiconductor module using the same
KR102650190B1 (en) * 2021-03-11 2024-03-22 (주)마이크로컨텍솔루션 Gender

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6672888B1 (en) * 2002-12-20 2004-01-06 Egbon Electronics Ltd. Clamp assembly for an advanced graphic port (AGP) display interface card
US20070076398A1 (en) * 2005-09-07 2007-04-05 International Business Machines Corporation Assembly retention latch having concave release structure
US7303443B1 (en) * 2006-10-12 2007-12-04 International Business Machines Corporation Socket and method for compensating for differing coefficients of thermal expansion
US20080038961A1 (en) * 2006-08-11 2008-02-14 Samsung Electronics Co., Ltd. Memory module, memory module socket and mainboard using same
US20080074850A1 (en) * 2006-09-27 2008-03-27 Hon Hai Precision Industry Co., Ltd. Mounting apparatus for expansion card
US20090163048A1 (en) * 2007-12-24 2009-06-25 Hon Hai Precision Industry Co., Ltd. Expansion card socket

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100290445B1 (en) * 1998-09-03 2001-06-01 윤종용 Memory module and socket for same
JP2006041381A (en) 2004-07-29 2006-02-09 Elpida Memory Inc Memory module and its mounting method
KR100633086B1 (en) 2004-09-23 2006-10-11 삼성전자주식회사 Electronic goods
JP2006221912A (en) 2005-02-09 2006-08-24 Elpida Memory Inc Semiconductor device
JP5049039B2 (en) 2007-03-30 2012-10-17 株式会社バッファロー Module mounting system, module, motherboard and module control method
KR20090074503A (en) * 2008-01-02 2009-07-07 주식회사 하이닉스반도체 Semiconductor apparatus

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6672888B1 (en) * 2002-12-20 2004-01-06 Egbon Electronics Ltd. Clamp assembly for an advanced graphic port (AGP) display interface card
US20070076398A1 (en) * 2005-09-07 2007-04-05 International Business Machines Corporation Assembly retention latch having concave release structure
US20080038961A1 (en) * 2006-08-11 2008-02-14 Samsung Electronics Co., Ltd. Memory module, memory module socket and mainboard using same
US20080074850A1 (en) * 2006-09-27 2008-03-27 Hon Hai Precision Industry Co., Ltd. Mounting apparatus for expansion card
US7303443B1 (en) * 2006-10-12 2007-12-04 International Business Machines Corporation Socket and method for compensating for differing coefficients of thermal expansion
US20090163048A1 (en) * 2007-12-24 2009-06-25 Hon Hai Precision Industry Co., Ltd. Expansion card socket

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150349440A1 (en) * 2014-05-27 2015-12-03 Samsung Electronics Co., Ltd. Semiconductor module socket and connection structure of the same
CN106299777A (en) * 2015-05-11 2017-01-04 美国莫列斯股份有限公司 Card edge connector and card edge connector combination
CN105208822A (en) * 2015-11-10 2015-12-30 重庆地质仪器厂 Transient receiver
US20210404751A1 (en) * 2020-06-29 2021-12-30 SK Hynix Inc. Liquid cooling structure and liquid cooling system including the liquid cooling structure

Also Published As

Publication number Publication date
KR101673520B1 (en) 2016-11-08
US8385080B2 (en) 2013-02-26
KR20110100522A (en) 2011-09-14

Similar Documents

Publication Publication Date Title
US8385080B2 (en) Semiconductor module, socket for the same, and semiconductor module/socket assembly
US10667429B2 (en) Integrated heat exchange assembly and an associated method thereof
US8238101B2 (en) Heat transfer system for memory modules
JP3845408B2 (en) Memory module heat dissipation device
US7542297B2 (en) Optimized mounting area circuit module system and method
US9057565B2 (en) Cooling device and electronic device
US20090129026A1 (en) Heat sink for semiconductor device and semiconductor module assembly including the heat sink
US8113863B2 (en) Socket connector having a thermally conductive insert
US20060011329A1 (en) Heat pipe heat sink with holeless fin module
KR100833185B1 (en) heatsink and memory module using the same
CN109588006B (en) Heat dissipation device of expansion card and expansion card assembly with heat dissipation function
US8587946B2 (en) Semiconductor module socket apparatus
US11688661B2 (en) Semiconductor device and method of manufacturing the same
JP2001119181A (en) Cooling unit for electronic component and electronic apparatus
JP2011023587A (en) Semiconductor device
CN108697030B (en) Electronic device for a motor vehicle
US11810836B2 (en) Systems for providing thermal management to integrated circuits
CN112514055A (en) Electronic control device
US20100006260A1 (en) Heat sink
CN112310013A (en) Tubular heat sink for memory module and memory module incorporating same
JP6194580B2 (en) Socket and electronic component mounting structure
CN112310019B (en) Memory module and memory package including graphene layers for thermal management
JP6021170B2 (en) Cooling system
US11262815B2 (en) Heat sink system with broad compatibility capacity
US20090165997A1 (en) Heat sink

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, JUNG-HOON;HAN, SEONG-CHAN;LEE, DONG-CHUN;AND OTHERS;SIGNING DATES FROM 20101213 TO 20110107;REEL/FRAME:025643/0879

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8