US20110156782A1 - Onion waveform generator and spread spectrum clock generator using the same - Google Patents
Onion waveform generator and spread spectrum clock generator using the same Download PDFInfo
- Publication number
- US20110156782A1 US20110156782A1 US12/871,920 US87192010A US2011156782A1 US 20110156782 A1 US20110156782 A1 US 20110156782A1 US 87192010 A US87192010 A US 87192010A US 2011156782 A1 US2011156782 A1 US 2011156782A1
- Authority
- US
- United States
- Prior art keywords
- value
- mode
- waveform
- input terminal
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 241000234282 Allium Species 0.000 title claims abstract description 60
- 235000002732 Allium cepa var. cepa Nutrition 0.000 title claims abstract description 60
- 238000001228 spectrum Methods 0.000 title claims abstract description 32
- 230000003247 decreasing effect Effects 0.000 claims abstract description 34
- 238000009825 accumulation Methods 0.000 claims description 40
- 239000000654 additive Substances 0.000 claims description 7
- 230000000996 additive effect Effects 0.000 claims description 7
- 238000001514 detection method Methods 0.000 claims description 7
- 230000008878 coupling Effects 0.000 claims 2
- 238000010168 coupling process Methods 0.000 claims 2
- 238000005859 coupling reaction Methods 0.000 claims 2
- 239000013256 coordination polymer Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 12
- 238000000034 method Methods 0.000 description 12
- 230000000694 effects Effects 0.000 description 7
- 230000001960 triggered effect Effects 0.000 description 4
- 230000003595 spectral effect Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000000994 depressogenic effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/69—Spread spectrum techniques
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/02—Digital function generators
- G06F1/022—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
Definitions
- the present disclosure generally relates to a waveform generator, and more particularly, to an onion waveform generator and a spread spectrum clock generator (SSCG) using the same.
- SSCG spread spectrum clock generator
- a spread spectrum clock generator gradually modulates a system clock to allow the working frequency to change within a specific range, so that the radiation energy produced by the system clock can be evenly distributed in a small segment of a spectrum and the formation of an energy peak at a single frequency can be avoided.
- electromagnetic radiation energy can be distributed so that the radiation of electromagnetic interference (EMI) can be reduced.
- EMI electromagnetic interference
- FIGS. 1A-1B illustrate output spectra obtained by using different modulation waveforms.
- delta-sigma ( ⁇ ) modulation is mostly adopted in SSCGs.
- a characteristic of ⁇ modulation is that the spread spectrum effect of ⁇ modulation is not affected by process temperature or voltage.
- FIG. 1A in the output spectrum obtained by using the sine waveform for spread spectrum modulation, a depressed power attenuation and accordingly two raised ends are produced, as shown in FIG. 1A . Namely, because the spectral energy is not evenly distributed on the extended frequencies, the maximum energy attenuation is not achieved and accordingly the spread spectrum effect is not so satisfactory.
- a triangular waveform is used for ⁇ modulation.
- the triangular waveform modulation technique is the most commonly used technique in existing SSCGs.
- the power at the middle of the extended frequency range is still slightly depressed.
- the raised ends still exists in the output spectrum, and the spread spectrum effect is still not so satisfactory.
- the present disclosure is an onion waveform generator, wherein a value generation unit and an accumulating unit are adopted for generating a nonlinear onion modulation waveform.
- the present disclosure is directed to a spread spectrum clock generator (SSCG), wherein the nonlinear onion waveform modulation such that an optimal spread spectrum effect is achieved.
- SSCG spread spectrum clock generator
- an onion waveform generator including a value generation unit and an accumulating unit.
- the value generation unit outputs a counting value.
- the accumulating unit coupled to the value generation unit accumulates the counting value to output a waveform value.
- the accumulating unit switches from an increasing mode to a decreasing mode if the waveform value is a third boundary value, and the accumulating unit switches from the decreasing mode to the increasing mode if the waveform value is a fourth boundary value.
- a SSCG including a phase frequency detector (PFD), a filter, a controlled oscillator, a programmable frequency divider, a modulator, and an onion waveform generator.
- the PFD receives and detects the difference between a reference clock and a feedback clock to obtain a detection result.
- the input terminal of the filter is coupled to the PFD for receiving the detection result.
- the control terminal of the controlled oscillator is coupled to the output terminal of the filter, and the output terminal of the controlled oscillator provides a spread spectrum clock.
- the input terminal of the programmable frequency divider is coupled to the output terminal of the controlled oscillator, and the output terminal of the programmable frequency divider provides the feedback clock to the PFD.
- the programmable frequency divider dynamically determines the frequency of the feedback clock according to a modulation control signal received from the modulator.
- the modulator generates the modulation control signal according to a waveform value received from the onion waveform generator, so as to control the programmable frequency divider.
- the onion waveform generator includes a value generation unit and an accumulating unit.
- the value generation unit outputs a counting value.
- the accumulating unit coupled to the value generation unit accumulates the counting value to output the waveform value to the modulator.
- the accumulating unit switches from an increasing mode to a decreasing mode if the waveform value is a third boundary value, and the accumulating unit switches from the decreasing mode to the increasing mode if the waveform value is a fourth boundary value.
- a nonlinear onion waveform generator is implemented by adopting a value generation unit and an accumulating unit.
- the spectral energy is evenly distributed on extended frequencies, and the problem of raised ends of the spectrum is effectively resolved. Thereby, a more satisfactory spread spectrum effect is achieved.
- FIGS. 1A-1C illustrate output spectra obtained by using different modulation waveforms.
- FIG. 2 is a schematic block diagram of an onion waveform generator according to an embodiment of the present disclosure.
- FIG. 3 illustrates waveforms of a counting value Twv and a waveform value Owv in FIG. 2 according to an embodiment of the present disclosure.
- FIG. 4 illustrates an implementation example of the onion waveform generator in FIG. 2 .
- FIG. 5 illustrates an implementation example of a first controller in FIG. 4 .
- FIG. 6 illustrates an implementation example of a second controller in FIG. 4 .
- FIG. 7 is a schematic block diagram of an onion waveform generator according to another embodiment of the present disclosure.
- FIG. 8 is a schematic block diagram of a value generation unit according to another embodiment of the present disclosure.
- FIG. 9 is a schematic block diagram of a third controller in FIG. 7 according to an embodiment of the present disclosure.
- FIG. 10 illustrates waveforms of a counting value Twv and a waveform value Owv in FIG. 7 according to an embodiment of the present disclosure.
- FIG. 11 is a schematic block diagram of a spread spectrum clock generator (SSCG) according to an embodiment of the present disclosure.
- FIG. 12 is a schematic block diagram of a SSCG according to another embodiment of the present disclosure.
- an onion waveform is adopted for delta-sigma ( ⁇ ) modulation, as shown in FIG. 1C , and the onion waveform produces the optimal spread spectrum effect. Because the onion waveform is nonlinear, it is difficult to realize an onion waveform generator through the conventional technique. In some embodiments, the onion waveform generator stores a great many onion waveform values for ⁇ modulation in a read-only memory (ROM) as a look-up table. This technique is difficult to implement regarding the circuit and produces a chip of a large area and high power consumption. Below, some examples of the onion waveform generator will be described to simplify foregoing ROM circuit design and reduce the power consumption and hardware area.
- ROM read-only memory
- FIG. 2 is a schematic block diagram of an onion waveform generator 200 according to an embodiment of the present disclosure.
- the onion waveform generator 200 includes a value generation unit 210 and an accumulating unit 220 .
- the value generation unit 210 continuously outputs a series of values.
- the values generated by the value generation unit 210 are referred to as a counting value Twv.
- the value generation unit 210 can be implemented by those skilled in the art through any technique.
- the value generation unit 210 may be a random number generator or a counter, wherein the counter may be a linear counter, a nonlinear counter, or a finite state machine (FSM).
- FSM finite state machine
- the value generation unit 210 can be implemented with an accumulator triggered by a clock signal CLK for accumulating a predefined value PV to output a counting value Twv.
- the predefined value PV can be a constant (e.g. a logic value “1” or other logic value) or a variability value (e.g. random value).
- the value generation unit 210 is implemented with a counter. The counter counts a clock signal CLK to output the counting value Twv. The counter dynamically operates in a count-up mode or a count-down mode. The counter switches from the count-up mode to the count-down mode if the counting value Twv is a first boundary value, and the counter switches from the count-down mode to the count-up mode if the counting value Twv is a second boundary value.
- the value generation unit 210 In the count-up mode, the value generation unit 210 increasingly counts the clock signal CLK to output the counting value Twv. For example, the value generation unit 210 sequentially outputs 0, 1, 2, 3, . . . or 0, 3, 6, 9, . . . or other linear counting values as the counting value Twv according to the counting result. The value generation unit 210 may also sequentially output 2, 3, 3, 4, 4, 4, 5, . . . or 1, 1, 1, 2, 3, 3, . . . or other nonlinear counting values as the counting value Twv according to the actual design requirement. On the other hand, in the count-down mode, the value generation unit 210 decreasingly counts the clock signal CLK to output the counting value Twv. For example, the value generation unit 210 sequentially outputs . .
- the counting values Twv may also be nonlinear values, such as . . . , 4, 4, 4, 3, 3, 2, . . . or . . . , 3, 3, 2, 1, 1, 1, . . . or other nonlinear counting values.
- the value generation unit 210 may also be FSM composed of sequential logic and combinational logic and continuously output a state value sequence (for example, . . . 1, 2, 1, 2, 2, 3, 2, 3, . . . or . . . , 3, 2, 3, 2, 2, 1, 2, 1, . . . ), so that the accumulating unit 220 can output any spread spectrum modulation waveform.
- the counting value Twv output by the value generation unit 210 is between the first boundary value and the second boundary value.
- the accumulating unit 220 is coupled to the value generation unit 210 , and which accumulates the counting value Twv to output a waveform value Owv.
- the accumulating unit 220 dynamically operates in an increasing mode or a decreasing mode. In the increasing mode, the value generation unit 210 performs an additive operation to accumulate the counting value Twv and output the waveform value Owv. In the decreasing mode, the value generation unit 210 performs a subtractive operation to accumulate the counting value Twv and output the waveform value Owv.
- the accumulating unit 220 switches from the increasing mode to the decreasing mode if the waveform value Owv is a third boundary value, and the accumulating unit 220 switches from the decreasing mode to the increasing mode if the waveform value Owv is a fourth boundary value.
- the accumulation mode of the accumulating unit 220 is changed when the counting value Twv reaches the first boundary value.
- the first boundary value is 7, the second boundary value is 0, the third boundary value is 56, and the fourth boundary value is 0.
- FIG. 3 illustrates the waveforms of the counting value Twv and the waveform value Owv in FIG. 2 according to an embodiment of the present disclosure.
- the value generation unit 210 decreasingly counts the clock signal CLK to sequentially output 7, 6, 5, 4, 3, 2, 1, and 0 as the counting value Twv.
- the accumulating unit 220 operates in the increasing mode and accumulates the counting value Twv to sequentially output 7, 13, 18, 22, 25, 27, 28, and 28 as the waveform value Owv. Because the counting value Twv is the second boundary value (i.e., 0), the value generation unit 210 switches into the count-up mode.
- the value generation unit 210 In the count-up mode (for example, the period T 2 as shown in FIG. 3 ), the value generation unit 210 increasingly counts the clock signal CLK to sequentially output 1, 2, 3, 4, 5, 6, and 7 as the counting value Twv.
- the accumulating unit 220 still operates in the increasing mode and accumulates the counting value Twv to sequentially output 29, 31, 34, 38, 43, 49, and 56 as the waveform value Owv. Because the counting value Twv has reached the first boundary value (i.e., 7), the value generation unit 210 switches into the count-down mode.
- the accumulating unit 220 switches into the decreasing mode.
- the value generation unit 210 In the count-down mode (for example, the period T 3 as shown in FIG. 3 ), the value generation unit 210 counts the clock signal CLK to sequentially output 7, 6, 5, 4, 3, 2, 1, and 0 as the counting value Twv. During the period T 3 , the accumulating unit 220 operates in the decreasing mode and accumulates the counting value Twv to sequentially output 49, 43, 38, 34, 31, 29, 28, and 28 as the waveform value Owv. Because the counting value Twv has reached the second boundary value (i.e., 0), the value generation unit 210 switches into the count-up mode.
- the second boundary value i.e., 0
- the value generation unit 210 In the count-up mode (for example, the period T 4 as shown in FIG. 3 ), the value generation unit 210 counts the clock signal CLK to sequentially output 1, 2, 3, 4, 5, 6, and 7 as the counting value Twv. During the period T 4 , because the waveform value Owv has not reached the fourth boundary value (i.e., 0), the accumulating unit 220 still operates in the decreasing mode and accumulates the counting value Twv to sequentially output 27, 25, 22, 18, 13, 7, and 0 as the waveform value Owv. Because the counting value Twv has reached the first boundary value (i.e., 7), the value generation unit 210 switches into the count-down mode.
- the accumulating unit 220 switches into the decreasing mode. Subsequent operations can be deduced based on foregoing description.
- the counting values Twv and the waveform values Owv are listed in following table 1.
- FIG. 4 illustrates an implementation example of the onion waveform generator 200 in FIG. 4 .
- the value generation unit 210 includes a first accumulator 211 and a first controller 212 .
- the first accumulator 211 is triggered by the clock signal CLK for accumulating the predefined value PV to output the counting value Twv.
- the predefined value PV can be 1, 2 or other logic value.
- the first controller 212 is coupled to the first accumulator 211 , and which checks the counting value Twv and outputs a control signal con 1 to the first accumulator 211 according to the checking result, so as to control the accumulation mode of the first accumulator 211 .
- the first controller 212 switches the accumulation mode of the first accumulator 211 from an increasing mode to a decreasing mode if the counting value Twv is the first boundary value, and the first controller 212 switches the accumulation mode of the first accumulator 211 from the decreasing mode to the increasing mode if the counting value Twv is the second boundary value.
- the first accumulator 211 includes a first adder 410 and a first register 420 .
- the first register 420 coupled to the first adder 410 receives the clock signal CLK.
- the first register 420 records the counting value Twv output by the first adder 410 in accordance with the clock signal CLK, and provides a previous accumulation value Twv′ to the first adder 410 .
- the first adder 410 receives the predefined value PV and the previous accumulation value Twv′ and selectively performs an additive operation or a subtractive operation under the control of the first controller 212 to output the counting value Twv.
- the counting value Twv may be either Twv′+PV or Twv′-PV according to the first controller 212 .
- the first controller 212 may be implemented through any technique (for example, with a comparator, a microcontroller, a sequential logic circuit, a logic circuit, or a combination of aforementioned circuits).
- FIG. 5 illustrates an implementation example of the first controller 212 in FIG. 4 .
- Twv[2:0] indicates that the counting value Twv has 3 bits Twv[2], Twv[1], and Twv[0].
- the first controller 212 includes a first AND gate 510 , a second AND gate 520 , a first OR gate 530 , and a first flip-flop 540 .
- the first AND gate 510 has a first non-inverting input terminal, a second non-inverting input terminal, and a third non-inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0].
- the second AND gate 520 has a first inverting input terminal, a second inverting input terminal, and a third inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0].
- the first OR gate 530 has a first input terminal and a second input terminal respectively coupled to the output terminal of the first AND gate 510 and the output terminal of the second AND gate 520 .
- a trigger terminal of the first flip-flop 540 is coupled to the output terminal of the first OR gate 530 , an input terminal D of the first flip-flop 540 is coupled to the inverting output terminal QB of the first flip-flop 540 , and the inverting output terminal QB of the first flip-flop 540 outputs the control signal con 1 to the first accumulator 211 to control the accumulation mode of the first accumulator 211 .
- the accumulating unit 220 includes a second accumulator 221 and a second controller 222 .
- the second accumulator 221 accumulates the counting value Twv output by the value generation unit 210 to output the waveform value Owv.
- the second controller 222 is coupled to the second accumulator 221 , and which checks the waveform value Owv and outputs a control signal con 2 to the second accumulator 221 according to the checking result, so as to control the accumulation mode of the second accumulator 221 .
- the second controller 222 switches the accumulation mode of the second accumulator 221 from an increasing mode to a decreasing mode if the waveform value Owv is the third boundary value, and the second controller 222 switches the accumulation mode of the second accumulator 221 from the decreasing mode to the increasing mode if the waveform value Owv is the fourth boundary value.
- the second accumulator 221 includes a second adder 430 and a second register 440 .
- the second register 440 is coupled to the second adder 430 , and which records the waveform value Owv and provides a previous accumulation value Owv′ to the second adder 430 .
- the second adder 430 receives the counting value Twv and the previous accumulation value Owv′ and selectively performs an additive operation or a subtractive operation under the control of the second controller 222 to output the waveform value Owv.
- the waveform value Owv may be either Owv′+Twv or Owv′-Twv according to the second controller 222 .
- FIG. 6 illustrates an implementation example of the second controller 222 in FIG. 4 .
- Owv[5:0] indicates that the waveform value Owv has 6 bits Owv[5], Owv[4], Owv[3], Owv[2], Owv[1], and Owv[0].
- the second controller 222 includes a third AND gate 610 , a fourth AND gate 620 , a second OR gate 630 , and a second flip-flop 640 .
- the third AND gate 610 has three inverting input terminals and three non-inverting input terminals for respectively receiving the first bit Owv[0], the second bit Owv[1], the third bit Owv[2], the fourth bit Owv[3], the fifth bit Owv[4], and the sixth bit Owv[5] of the waveform value Owv.
- the output terminal of the third AND gate 610 outputs a corresponding first logic value.
- the fourth AND gate 620 has six inverting input terminals for respectively receiving the first bit Owv[0], the second bit Owv[1], the third bit Owv[2], the fourth bit Owv[3], the fifth bit Owv[4], and the sixth bit Owv[5] of the waveform value Owv.
- the output terminal of the fourth AND gate 620 outputs a corresponding second logic value.
- the second OR gate 630 has a first input terminal and a second input terminal respectively coupled to the output terminal of the third AND gate 610 and the output terminal of the fourth AND gate 620 .
- a trigger terminal of the second flip-flop 640 is coupled to the output terminal of the second OR gate 630 , an input terminal D of the second flip-flop 640 is coupled to an inverting output terminal QB of the second flip-flop 640 , and the inverting output terminal QB of the second flip-flop 640 outputs the control signal con 2 to the second accumulator 221 to control the accumulation mode of the second accumulator 221 .
- FIG. 8 is a schematic block diagram of the value generation unit 210 according to another embodiment of the present disclosure.
- the value generation unit 210 illustrated in FIG. 8 is similar to that illustrated in FIG. 5 therefore the similar part of the two will not be described herein.
- the difference between the two value generation units 210 is that the AND gate 520 is replaced with an AND gate 820 in the first controller 212 in FIG. 8 .
- the AND gate 820 has an inverting input terminal, a non-inverting input terminal, and an inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0].
- FIG. 7 is a schematic block diagram of an onion waveform generator 700 according to another embodiment of the present disclosure.
- the onion waveform generator 700 illustrated in FIG. 7 is similar to the onion waveform generator 200 in FIG. 2 therefore the similar part will not be described herein.
- the difference between the two onion waveform generators is that the onion waveform generator 700 further includes a multiplexer 710 and a third controller 720 .
- the multiplexer 710 may have at least two inputs for receiving signals of at least two frequencies as the clock signal CLK input to the value generation unit 210 , such that the value generation unit 210 can be triggered by the clock signal CLK for accumulating the predefined value PV to generate a nonlinear counting value Twv.
- the first input terminal of the multiplexer 710 receives a first frequency signal F 1
- the second input terminal of the multiplexer 710 receives a second frequency signal F 2
- the output terminal of the multiplexer 710 provides the clock signal CLK to the value generation unit 210 .
- the first frequency signal F 1 and the second frequency signal F 2 may be two clock signals having different frequencies.
- the third controller 720 is coupled to the value generation unit 210 for detecting the counting value Twv.
- the third controller 720 outputs a control signal FS according to the counting value Twv so as to control the multiplexer 710 to selectively provide the first frequency signal F 1 or the second frequency signal F 2 to the value generation unit 210 .
- FIG. 9 is a schematic block diagram of the third controller 720 in FIG. 7 according to an embodiment of the present disclosure.
- the third controller 720 includes an AND gate 721 , an AND gate 722 , an AND gate 723 , and an OR gate 724 .
- the AND gate 721 has two inverting input terminals and a non-inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0].
- the AND gate 722 has two non-inverting input terminals and an inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0].
- the AND gate 723 has an inverting input terminal, a non-inverting input terminal, and an inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0].
- the OR gate 724 has three input terminals respectively coupled to the output terminals of the AND gates 721 , 722 , and 723 , and the output terminal of the OR gate 724 provides the control signal FS to the multiplexer 710 .
- FIG. 10 illustrates the waveforms of the counting value Twv and the waveform value Owv in FIG. 7 according to an embodiment of the present disclosure.
- the third controller 720 controls the multiplexer 710 to provide the first frequency signal F 1 to the value generation unit 210 .
- the counting value Twv is sequentially 7, 6, 5, and 4.
- the third controller 720 controls the multiplexer 710 to provide the second frequency signal F 2 to the value generation unit 210 . Because the frequency of the second frequency signal F 2 is half of that of the first frequency signal F 1 , the counting value Twv is sequentially 4, 4, 3, 3, and 2. During the period T 1 , the accumulating unit 220 operates in the increasing mode and accumulates the counting value Twv to sequentially output 7, 13, 18, 22, 26, 29, 32, and 34 as the waveform value Owv. Because the counting value Twv has reached the second boundary value (i.e., 2), the value generation unit 210 switches into the count-up mode.
- the second boundary value i.e., 2
- the value generation unit 210 In the count-up mode (for example, the period T 2 as shown in FIG. 10 ), the value generation unit 210 increasingly counts the clock signal CLK (or accumulates the predefined value PV) to output the counting value Twv. Because the multiplexer 710 provides the second frequency signal F 2 to the value generation unit 210 , the counting value Twv is sequentially 2, 3, 3, 4, and 4. When the counting value Twv is greater than or equal to 5, the third controller 720 controls the multiplexer 710 to provide the first frequency signal F 1 to the value generation unit 210 . Thus, the counting value Twv is sequentially 5, 6, and 7.
- the accumulating unit 220 still operates in the increasing mode and accumulates the counting value Twv to sequentially output 36, 39, 42, 46, 50, 55, 61, and 68 as the waveform value Owv. Because the counting value Twv has reached the first boundary value (i.e., 7), the value generation unit 210 switches into the count-down mode. In addition, because the waveform value Owv has reached the third boundary value (i.e., 68), the accumulating unit 220 switches into the decreasing mode.
- the value generation unit 210 counts the clock signal CLK (or accumulates the predefined value PV) to sequentially output 7, 6, 5, 4, 4, 3, 3, and 2 as the counting value Twv.
- the accumulating unit 220 operates in the decreasing mode and accumulates the counting value Twv to sequentially output 61, 55, 50, 46, 42, 39, 36, and 34 as the waveform value Owv. Because the counting value Twv has already reached the second boundary value (i.e., 2), the value generation unit 210 switches into the count-up mode.
- the value generation unit 210 counts the clock signal CLK (or accumulates the predefined value PV) to sequentially output 2, 3, 3, 4, 4, 5, 6, and 7 as the counting value Twv.
- the accumulating unit 220 still operates in the decreasing mode and accumulates the counting value Twv to sequentially output 32, 29, 26, 22, 18, 13, 7, and 0 as the waveform value Owv. Because the counting value Twv has reached the first boundary value (i.e., 7), the value generation unit 210 switches into the count-down mode.
- the accumulating unit 220 switches into the decreasing mode.
- the subsequent operation process can be deduced from foregoing description.
- the counting value Twv and the waveform value Owv are listed in following table 2.
- the first boundary value, the second boundary value, the third boundary value, the fourth boundary value, and the initial value of the value generation unit 210 are determined according to the actual design requirement. For example, the initial value of the value generation unit 210 is 0, the first boundary value is 7, the second boundary value is 0, the third boundary value is 28, and the fourth boundary value is ⁇ 28.
- the operation process of the present example can be deduced based on foregoing description therefore will not be described herein.
- the counting value Twv and the waveform value Owv in the present example are listed in following table 3.
- FIG. 11 is a schematic block diagram of a SSCG 1100 according to an embodiment of the present disclosure.
- the SSCG 1100 includes a phase frequency detector (PFD) 1110 , a charge pump (CP) 1120 , a filter 1130 , a controlled oscillator 1140 , a programmable frequency divider 1150 , a modulator 1160 , an onion waveform generator 200 , and a frequency divider 1170 .
- the PFD 1110 receives and detects the phase difference (time difference) between a reference clock Fref and a feedback clock Ffb to obtain a detection result and sends the detection result to the CP 1120 to control the charge or discharge of the CP 1120 .
- the current produced by the CP 1120 is conducted into the filter 1130 .
- the input terminal of the filter 1130 is coupled to the PFD 1110 through the CP 1120 so that a control voltage of the controlled oscillator 1140 can be generated according to the detection result.
- the filter 1130 is a low pass filter (LPF).
- the control terminal of the controlled oscillator 1140 is coupled to the output terminal of the filter 1130 , and the output terminal of the controlled oscillator 1140 provides a spread spectrum clock Fout.
- the controlled oscillator 1140 is a voltage controlled oscillator (VCO).
- the input terminal of the programmable frequency divider 1150 is coupled to the output terminal of the controlled oscillator 1140 , and the output terminal of the programmable frequency divider 1150 provides the feedback clock Fib to the PFD 1110 .
- the programmable frequency divider 1150 is controlled by a modulation control signal MC to dynamically determine the frequency of the feedback clock Ffb.
- the SSCG 1100 is applied to the serial advanced technology attachment (SATA). Because the SATA specifies that the modulation frequency of spread spectrum is between 30K and 33K, the frequency of the reference clock Fref is 100 MHz, and the frequency of the spread spectrum clock Fout may be 6-GHz.
- the programmable frequency divider 1150 determines whether to divide the frequency of the spread spectrum clock Fout by 58 or 60 according to the modulation control signal MC. Thus, the frequency of the feedback clock Ffb is 6 ⁇ 58 GHz or 6 ⁇ 60 GHz according to the modulation control signal MC. In another embodiment, the programmable frequency divider 1150 dynamically determines whether to divide the frequency of the spread spectrum clock Fout by 56, 58, 60, or 62 according to the modulation control signal MC. Thus, the frequency of the feedback clock Ffb may be 6 ⁇ 56 GHz, 6 ⁇ 58 GHz, 6 ⁇ 60 GHz, or 6 ⁇ 62 GHz according to the modulation control signal MC.
- the frequency divider 1170 receives the reference clock Fref and divides the frequency of the reference clock Fref by a specific multiple (for example, 96) to provide the clock signal CLK to the value generation unit 210 of the onion waveform generator 200 , wherein the multiple is determined according to the frequency and the order of the modulation waveform.
- the clock signal CLK may be the reference clock Fref.
- the frequency divider 1170 may be omitted according to the design requirement.
- the onion waveform generator 200 generates the waveform value Owv for the modulator 1160 according to the clock signal CLK.
- the onion waveform generator 200 has been described above in detail therefore will not be described herein.
- the modulator 1160 generates the modulation control signal MC for the programmable frequency divider 1150 according to the waveform value Owv.
- the modulator 1160 is a delta-sigma ( ⁇ ) modulator.
- the PFD 1110 , the CP 1120 , the filter 1130 , the controlled oscillator 1140 , the programmable frequency divider 1150 , the modulator 1160 , and the frequency divider 1170 are well known techniques in the art therefore will not be described herein.
- FIG. 12 is a schematic block diagram of a SSCG 1200 according to another embodiment of the present disclosure.
- the first frequency divider 1170 receives a reference clock Fref and divides the frequency of the reference clock Fref to provide a first frequency signal F 1 to the multiplexer 710 of the onion waveform generator 700 .
- the second frequency divider 1280 receives the first frequency signal F 1 and divides the frequency of the first frequency signal F 1 to provide a second frequency signal F 2 to the multiplexer 710 of the onion waveform generator 700 .
- the frequency division multiple of the second frequency divider 1280 is determined according to the actual design requirement.
- the second frequency divider 1280 is a divide-by-2 frequency divider.
- the onion waveform generator 700 generates a waveform value Owv for the modulator 1160 according to the first frequency signal F 1 and the second frequency signal F 2 .
- the onion waveform generator 700 has been described above in detail, and other components of the SSCG 1200 are the same as those of the SSCG 1100 therefore will not be described herein.
- the nonlinear onion waveform generators 200 and 700 are realized by adopting a value generation unit 210 and an accumulating unit 220 .
- the spectral energy is evenly distributed on the extended frequencies, and the problem of raised spectrum ends is effectively resolved. Thereby, a satisfactory spread spectrum effect is achieved.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Manipulation Of Pulses (AREA)
Abstract
Description
- This application claims the priority benefit of Taiwan application serial no. 98145813, filed on Dec. 30, 2009. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
- 1. Technical Field
- The present disclosure generally relates to a waveform generator, and more particularly, to an onion waveform generator and a spread spectrum clock generator (SSCG) using the same.
- 2. Description of Related Art
- A spread spectrum clock generator (SSCG) gradually modulates a system clock to allow the working frequency to change within a specific range, so that the radiation energy produced by the system clock can be evenly distributed in a small segment of a spectrum and the formation of an energy peak at a single frequency can be avoided. Thereby, through a spread spectrum technique, electromagnetic radiation energy can be distributed so that the radiation of electromagnetic interference (EMI) can be reduced.
-
FIGS. 1A-1B illustrate output spectra obtained by using different modulation waveforms. Presently, delta-sigma (ΔΣ) modulation is mostly adopted in SSCGs. A characteristic of ΔΣ modulation is that the spread spectrum effect of ΔΣ modulation is not affected by process temperature or voltage. Referring toFIG. 1A , in the output spectrum obtained by using the sine waveform for spread spectrum modulation, a depressed power attenuation and accordingly two raised ends are produced, as shown inFIG. 1A . Namely, because the spectral energy is not evenly distributed on the extended frequencies, the maximum energy attenuation is not achieved and accordingly the spread spectrum effect is not so satisfactory. - Referring to
FIG. 1B , in another conventional technique, a triangular waveform is used for ΔΣ modulation. The triangular waveform modulation technique is the most commonly used technique in existing SSCGs. However, as shown inFIG. 1B , in a SSCG adopting the triangular waveform modulation, the power at the middle of the extended frequency range is still slightly depressed. Thus, the raised ends still exists in the output spectrum, and the spread spectrum effect is still not so satisfactory. - Accordingly, the present disclosure is an onion waveform generator, wherein a value generation unit and an accumulating unit are adopted for generating a nonlinear onion modulation waveform.
- The present disclosure is directed to a spread spectrum clock generator (SSCG), wherein the nonlinear onion waveform modulation such that an optimal spread spectrum effect is achieved.
- According to an embodiment of the present disclosure, an onion waveform generator including a value generation unit and an accumulating unit is provided. The value generation unit outputs a counting value. The accumulating unit coupled to the value generation unit accumulates the counting value to output a waveform value. The accumulating unit switches from an increasing mode to a decreasing mode if the waveform value is a third boundary value, and the accumulating unit switches from the decreasing mode to the increasing mode if the waveform value is a fourth boundary value.
- According to an embodiment of the present disclosure, a SSCG including a phase frequency detector (PFD), a filter, a controlled oscillator, a programmable frequency divider, a modulator, and an onion waveform generator is provided. The PFD receives and detects the difference between a reference clock and a feedback clock to obtain a detection result. The input terminal of the filter is coupled to the PFD for receiving the detection result. The control terminal of the controlled oscillator is coupled to the output terminal of the filter, and the output terminal of the controlled oscillator provides a spread spectrum clock. The input terminal of the programmable frequency divider is coupled to the output terminal of the controlled oscillator, and the output terminal of the programmable frequency divider provides the feedback clock to the PFD. The programmable frequency divider dynamically determines the frequency of the feedback clock according to a modulation control signal received from the modulator. The modulator generates the modulation control signal according to a waveform value received from the onion waveform generator, so as to control the programmable frequency divider. The onion waveform generator includes a value generation unit and an accumulating unit. The value generation unit outputs a counting value. The accumulating unit coupled to the value generation unit accumulates the counting value to output the waveform value to the modulator. The accumulating unit switches from an increasing mode to a decreasing mode if the waveform value is a third boundary value, and the accumulating unit switches from the decreasing mode to the increasing mode if the waveform value is a fourth boundary value.
- As described above, in embodiments of the present disclosure, a nonlinear onion waveform generator is implemented by adopting a value generation unit and an accumulating unit. In a SSCG using the onion waveform generator for modulation, the spectral energy is evenly distributed on extended frequencies, and the problem of raised ends of the spectrum is effectively resolved. Thereby, a more satisfactory spread spectrum effect is achieved.
- The accompanying drawings are included to provide a further understanding of the disclosure, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the disclosure and, together with the description, serve to explain the principles of the disclosure.
-
FIGS. 1A-1C illustrate output spectra obtained by using different modulation waveforms. -
FIG. 2 is a schematic block diagram of an onion waveform generator according to an embodiment of the present disclosure. -
FIG. 3 illustrates waveforms of a counting value Twv and a waveform value Owv inFIG. 2 according to an embodiment of the present disclosure. -
FIG. 4 illustrates an implementation example of the onion waveform generator inFIG. 2 . -
FIG. 5 illustrates an implementation example of a first controller inFIG. 4 . -
FIG. 6 illustrates an implementation example of a second controller inFIG. 4 . -
FIG. 7 is a schematic block diagram of an onion waveform generator according to another embodiment of the present disclosure. -
FIG. 8 is a schematic block diagram of a value generation unit according to another embodiment of the present disclosure. -
FIG. 9 is a schematic block diagram of a third controller inFIG. 7 according to an embodiment of the present disclosure. -
FIG. 10 illustrates waveforms of a counting value Twv and a waveform value Owv inFIG. 7 according to an embodiment of the present disclosure. -
FIG. 11 is a schematic block diagram of a spread spectrum clock generator (SSCG) according to an embodiment of the present disclosure. -
FIG. 12 is a schematic block diagram of a SSCG according to another embodiment of the present disclosure. - Reference will now be made in detail to the present preferred embodiments of the disclosure, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
- In following embodiments, an onion waveform is adopted for delta-sigma (ΔΣ) modulation, as shown in
FIG. 1C , and the onion waveform produces the optimal spread spectrum effect. Because the onion waveform is nonlinear, it is difficult to realize an onion waveform generator through the conventional technique. In some embodiments, the onion waveform generator stores a great many onion waveform values for ΔΣ modulation in a read-only memory (ROM) as a look-up table. This technique is difficult to implement regarding the circuit and produces a chip of a large area and high power consumption. Below, some examples of the onion waveform generator will be described to simplify foregoing ROM circuit design and reduce the power consumption and hardware area. -
FIG. 2 is a schematic block diagram of anonion waveform generator 200 according to an embodiment of the present disclosure. Referring toFIG. 2 , theonion waveform generator 200 includes avalue generation unit 210 and an accumulatingunit 220. Thevalue generation unit 210 continuously outputs a series of values. Below, the values generated by thevalue generation unit 210 are referred to as a counting value Twv. Thevalue generation unit 210 can be implemented by those skilled in the art through any technique. For example, thevalue generation unit 210 may be a random number generator or a counter, wherein the counter may be a linear counter, a nonlinear counter, or a finite state machine (FSM). - In some embodiments, the
value generation unit 210 can be implemented with an accumulator triggered by a clock signal CLK for accumulating a predefined value PV to output a counting value Twv. The predefined value PV can be a constant (e.g. a logic value “1” or other logic value) or a variability value (e.g. random value). In another embodiment, thevalue generation unit 210 is implemented with a counter. The counter counts a clock signal CLK to output the counting value Twv. The counter dynamically operates in a count-up mode or a count-down mode. The counter switches from the count-up mode to the count-down mode if the counting value Twv is a first boundary value, and the counter switches from the count-down mode to the count-up mode if the counting value Twv is a second boundary value. - In the count-up mode, the
value generation unit 210 increasingly counts the clock signal CLK to output the counting value Twv. For example, thevalue generation unit 210 sequentiallyoutputs value generation unit 210 may also sequentiallyoutput value generation unit 210 decreasingly counts the clock signal CLK to output the counting value Twv. For example, thevalue generation unit 210 sequentially outputs . . . , 9, 8, 7, 6, . . . or . . . , 9, 6, 3, 0, . . . or other linear counting values as the counting value Twv according to the counting result. However, the counting values Twv may also be nonlinear values, such as . . . , 4, 4, 4, 3, 3, 2, . . . or . . . , 3, 3, 2, 1, 1, 1, . . . or other nonlinear counting values. - The
value generation unit 210 may also be FSM composed of sequential logic and combinational logic and continuously output a state value sequence (for example, . . . 1, 2, 1, 2, 2, 3, 2, 3, . . . or . . . , 3, 2, 3, 2, 2, 1, 2, 1, . . . ), so that the accumulatingunit 220 can output any spread spectrum modulation waveform. The counting value Twv output by thevalue generation unit 210 is between the first boundary value and the second boundary value. - The accumulating
unit 220 is coupled to thevalue generation unit 210, and which accumulates the counting value Twv to output a waveform value Owv. The accumulatingunit 220 dynamically operates in an increasing mode or a decreasing mode. In the increasing mode, thevalue generation unit 210 performs an additive operation to accumulate the counting value Twv and output the waveform value Owv. In the decreasing mode, thevalue generation unit 210 performs a subtractive operation to accumulate the counting value Twv and output the waveform value Owv. The accumulatingunit 220 switches from the increasing mode to the decreasing mode if the waveform value Owv is a third boundary value, and the accumulatingunit 220 switches from the decreasing mode to the increasing mode if the waveform value Owv is a fourth boundary value. - In some embodiments, the accumulation mode of the accumulating
unit 220 is changed when the counting value Twv reaches the first boundary value. For example, the first boundary value is 7, the second boundary value is 0, the third boundary value is 56, and the fourth boundary value is 0.FIG. 3 illustrates the waveforms of the counting value Twv and the waveform value Owv inFIG. 2 according to an embodiment of the present disclosure. In the count-down mode (for example, the period T1 as shown inFIG. 3 ), thevalue generation unit 210 decreasingly counts the clock signal CLK to sequentiallyoutput unit 220 operates in the increasing mode and accumulates the counting value Twv to sequentiallyoutput 7, 13, 18, 22, 25, 27, 28, and 28 as the waveform value Owv. Because the counting value Twv is the second boundary value (i.e., 0), thevalue generation unit 210 switches into the count-up mode. - In the count-up mode (for example, the period T2 as shown in
FIG. 3 ), thevalue generation unit 210 increasingly counts the clock signal CLK to sequentiallyoutput unit 220 still operates in the increasing mode and accumulates the counting value Twv to sequentially output 29, 31, 34, 38, 43, 49, and 56 as the waveform value Owv. Because the counting value Twv has reached the first boundary value (i.e., 7), thevalue generation unit 210 switches into the count-down mode. In addition, because the waveform value Owv has reached the third boundary value (i.e., 56), the accumulatingunit 220 switches into the decreasing mode. - In the count-down mode (for example, the period T3 as shown in
FIG. 3 ), thevalue generation unit 210 counts the clock signal CLK to sequentiallyoutput unit 220 operates in the decreasing mode and accumulates the counting value Twv to sequentially output 49, 43, 38, 34, 31, 29, 28, and 28 as the waveform value Owv. Because the counting value Twv has reached the second boundary value (i.e., 0), thevalue generation unit 210 switches into the count-up mode. - In the count-up mode (for example, the period T4 as shown in
FIG. 3 ), thevalue generation unit 210 counts the clock signal CLK to sequentiallyoutput unit 220 still operates in the decreasing mode and accumulates the counting value Twv to sequentiallyoutput value generation unit 210 switches into the count-down mode. In addition, because the waveform value Owv has reached the fourth boundary value (i.e., 0), the accumulatingunit 220 switches into the decreasing mode. Subsequent operations can be deduced based on foregoing description. The counting values Twv and the waveform values Owv are listed in following table 1. -
TABLE 1 The counting value Twv and the waveform value Owv in FIG. 3 Period T1 T2 Twv 7 6 5 4 3 2 1 0 1 2 3 4 5 6 7 Owv 7 13 18 22 25 27 28 28 29 31 34 38 43 49 56 Period T3 T4 Twv 7 6 5 4 3 2 1 0 1 2 3 4 5 6 7 Owv 49 43 38 34 31 29 28 28 27 25 22 18 13 7 0 - Those having ordinary knowledge in the art may implement the
value generation unit 210 and the accumulatingunit 220 based on foregoing description through any technique.FIG. 4 illustrates an implementation example of theonion waveform generator 200 inFIG. 4 . Thevalue generation unit 210 includes afirst accumulator 211 and afirst controller 212. Thefirst accumulator 211 is triggered by the clock signal CLK for accumulating the predefined value PV to output the counting value Twv. The predefined value PV can be 1, 2 or other logic value. Thefirst controller 212 is coupled to thefirst accumulator 211, and which checks the counting value Twv and outputs a control signal con1 to thefirst accumulator 211 according to the checking result, so as to control the accumulation mode of thefirst accumulator 211. Thefirst controller 212 switches the accumulation mode of thefirst accumulator 211 from an increasing mode to a decreasing mode if the counting value Twv is the first boundary value, and thefirst controller 212 switches the accumulation mode of thefirst accumulator 211 from the decreasing mode to the increasing mode if the counting value Twv is the second boundary value. - As shown in
FIG. 4 , in the present embodiment, thefirst accumulator 211 includes afirst adder 410 and afirst register 420. Thefirst register 420 coupled to thefirst adder 410 receives the clock signal CLK. Thefirst register 420 records the counting value Twv output by thefirst adder 410 in accordance with the clock signal CLK, and provides a previous accumulation value Twv′ to thefirst adder 410. Thefirst adder 410 receives the predefined value PV and the previous accumulation value Twv′ and selectively performs an additive operation or a subtractive operation under the control of thefirst controller 212 to output the counting value Twv. Namely, the counting value Twv may be either Twv′+PV or Twv′-PV according to thefirst controller 212. - Those having ordinary knowledge in the art may determine the first boundary value and the second boundary value according to the actual design requirement and set the first boundary value and the second boundary value in the
first controller 212. Thefirst controller 212 may be implemented through any technique (for example, with a comparator, a microcontroller, a sequential logic circuit, a logic circuit, or a combination of aforementioned circuits).FIG. 5 illustrates an implementation example of thefirst controller 212 inFIG. 4 . InFIG. 5 , Twv[2:0] indicates that the counting value Twv has 3 bits Twv[2], Twv[1], and Twv[0]. Thefirst controller 212 includes a first ANDgate 510, a second ANDgate 520, a first ORgate 530, and a first flip-flop 540. The first ANDgate 510 has a first non-inverting input terminal, a second non-inverting input terminal, and a third non-inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0]. The second ANDgate 520 has a first inverting input terminal, a second inverting input terminal, and a third inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0]. - The first OR
gate 530 has a first input terminal and a second input terminal respectively coupled to the output terminal of the first ANDgate 510 and the output terminal of the second ANDgate 520. A trigger terminal of the first flip-flop 540 is coupled to the output terminal of the first ORgate 530, an input terminal D of the first flip-flop 540 is coupled to the inverting output terminal QB of the first flip-flop 540, and the inverting output terminal QB of the first flip-flop 540 outputs the control signal con1 to thefirst accumulator 211 to control the accumulation mode of thefirst accumulator 211. - Referring to
FIG. 4 , the accumulatingunit 220 includes asecond accumulator 221 and asecond controller 222. Thesecond accumulator 221 accumulates the counting value Twv output by thevalue generation unit 210 to output the waveform value Owv. Thesecond controller 222 is coupled to thesecond accumulator 221, and which checks the waveform value Owv and outputs a control signal con2 to thesecond accumulator 221 according to the checking result, so as to control the accumulation mode of thesecond accumulator 221. Thesecond controller 222 switches the accumulation mode of thesecond accumulator 221 from an increasing mode to a decreasing mode if the waveform value Owv is the third boundary value, and thesecond controller 222 switches the accumulation mode of thesecond accumulator 221 from the decreasing mode to the increasing mode if the waveform value Owv is the fourth boundary value. - As shown in
FIG. 4 , in the present embodiment, thesecond accumulator 221 includes asecond adder 430 and asecond register 440. Thesecond register 440 is coupled to thesecond adder 430, and which records the waveform value Owv and provides a previous accumulation value Owv′ to thesecond adder 430. Thesecond adder 430 receives the counting value Twv and the previous accumulation value Owv′ and selectively performs an additive operation or a subtractive operation under the control of thesecond controller 222 to output the waveform value Owv. Namely, the waveform value Owv may be either Owv′+Twv or Owv′-Twv according to thesecond controller 222. - Those having ordinary knowledge in the art may determine the third boundary value and the fourth boundary value according to the actual design requirement and set the third boundary value and the fourth boundary value in the
second controller 222. Thesecond controller 222 may be implemented through any technique (for example, with a comparator, a microcontroller, a sequential logic circuit, a logic circuit, or a combination of aforementioned circuits).FIG. 6 illustrates an implementation example of thesecond controller 222 inFIG. 4 . InFIG. 6 , Owv[5:0] indicates that the waveform value Owv has 6 bits Owv[5], Owv[4], Owv[3], Owv[2], Owv[1], and Owv[0]. Thesecond controller 222 includes a third ANDgate 610, a fourth ANDgate 620, a second ORgate 630, and a second flip-flop 640. The third ANDgate 610 has three inverting input terminals and three non-inverting input terminals for respectively receiving the first bit Owv[0], the second bit Owv[1], the third bit Owv[2], the fourth bit Owv[3], the fifth bit Owv[4], and the sixth bit Owv[5] of the waveform value Owv. The output terminal of the third ANDgate 610 outputs a corresponding first logic value. - The fourth AND
gate 620 has six inverting input terminals for respectively receiving the first bit Owv[0], the second bit Owv[1], the third bit Owv[2], the fourth bit Owv[3], the fifth bit Owv[4], and the sixth bit Owv[5] of the waveform value Owv. The output terminal of the fourth ANDgate 620 outputs a corresponding second logic value. The second ORgate 630 has a first input terminal and a second input terminal respectively coupled to the output terminal of the third ANDgate 610 and the output terminal of the fourth ANDgate 620. A trigger terminal of the second flip-flop 640 is coupled to the output terminal of the second ORgate 630, an input terminal D of the second flip-flop 640 is coupled to an inverting output terminal QB of the second flip-flop 640, and the inverting output terminal QB of the second flip-flop 640 outputs the control signal con2 to thesecond accumulator 221 to control the accumulation mode of thesecond accumulator 221. - In order to avoid such situation that the slope of the waveform corresponding to the waveform value Owv becomes 0, in the present embodiment, the second boundary value is set to 2.
FIG. 8 is a schematic block diagram of thevalue generation unit 210 according to another embodiment of the present disclosure. Thevalue generation unit 210 illustrated inFIG. 8 is similar to that illustrated inFIG. 5 therefore the similar part of the two will not be described herein. The difference between the twovalue generation units 210 is that the ANDgate 520 is replaced with an ANDgate 820 in thefirst controller 212 inFIG. 8 . The ANDgate 820 has an inverting input terminal, a non-inverting input terminal, and an inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0]. -
FIG. 7 is a schematic block diagram of anonion waveform generator 700 according to another embodiment of the present disclosure. Theonion waveform generator 700 illustrated inFIG. 7 is similar to theonion waveform generator 200 inFIG. 2 therefore the similar part will not be described herein. The difference between the two onion waveform generators is that theonion waveform generator 700 further includes amultiplexer 710 and athird controller 720. Themultiplexer 710 may have at least two inputs for receiving signals of at least two frequencies as the clock signal CLK input to thevalue generation unit 210, such that thevalue generation unit 210 can be triggered by the clock signal CLK for accumulating the predefined value PV to generate a nonlinear counting value Twv. Taking two signals of two different frequencies as an example, the first input terminal of themultiplexer 710 receives a first frequency signal F1, the second input terminal of themultiplexer 710 receives a second frequency signal F2, and the output terminal of themultiplexer 710 provides the clock signal CLK to thevalue generation unit 210. The first frequency signal F1 and the second frequency signal F2 may be two clock signals having different frequencies. Thethird controller 720 is coupled to thevalue generation unit 210 for detecting the counting value Twv. Thethird controller 720 outputs a control signal FS according to the counting value Twv so as to control themultiplexer 710 to selectively provide the first frequency signal F1 or the second frequency signal F2 to thevalue generation unit 210. - Following descriptions depict how the
onion waveform generator 700 generates a nonlinear counting value Twv. It is assumed that the frequency of the first frequency signal F1 is twice that of the second frequency signal F2. When the counting value Twv is 7, 6, and 5, thethird controller 720 controls themultiplexer 710 to provide the first frequency signal F1 to thevalue generation unit 210. When the counting value Twv is 4, 3, and 2, thethird controller 720 controls themultiplexer 710 to provide the second frequency signal F2 to thevalue generation unit 210, as shown in following table 2 andFIG. 10 .FIG. 9 is a schematic block diagram of thethird controller 720 inFIG. 7 according to an embodiment of the present disclosure. Thethird controller 720 includes an ANDgate 721, an ANDgate 722, an ANDgate 723, and anOR gate 724. The ANDgate 721 has two inverting input terminals and a non-inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0]. The ANDgate 722 has two non-inverting input terminals and an inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0]. The ANDgate 723 has an inverting input terminal, a non-inverting input terminal, and an inverting input terminal for respectively receiving the first bit Twv[0], the second bit Twv[1], and the third bit Twv[2] of the counting value Twv[2:0]. The ORgate 724 has three input terminals respectively coupled to the output terminals of the ANDgates OR gate 724 provides the control signal FS to themultiplexer 710. -
FIG. 10 illustrates the waveforms of the counting value Twv and the waveform value Owv inFIG. 7 according to an embodiment of the present disclosure. In the count-down mode (for example, the period T1 as shown inFIG. 10 ), thevalue generation unit 210 is triggered by the clock signal CLK for decreasingly counting/accumulating the predefined value PV (e.g. PV=1) starting from the first boundary value (for example, 7) to output the counting value Twv. When the counting value Twv is greater than or equal to 5, thethird controller 720 controls themultiplexer 710 to provide the first frequency signal F1 to thevalue generation unit 210. Thus, the counting value Twv is sequentially 7, 6, 5, and 4. When the counting value Twv is smaller than or equal to 4, thethird controller 720 controls themultiplexer 710 to provide the second frequency signal F2 to thevalue generation unit 210. Because the frequency of the second frequency signal F2 is half of that of the first frequency signal F1, the counting value Twv is sequentially 4, 4, 3, 3, and 2. During the period T1, the accumulatingunit 220 operates in the increasing mode and accumulates the counting value Twv to sequentiallyoutput 7, 13, 18, 22, 26, 29, 32, and 34 as the waveform value Owv. Because the counting value Twv has reached the second boundary value (i.e., 2), thevalue generation unit 210 switches into the count-up mode. - In the count-up mode (for example, the period T2 as shown in
FIG. 10 ), thevalue generation unit 210 increasingly counts the clock signal CLK (or accumulates the predefined value PV) to output the counting value Twv. Because themultiplexer 710 provides the second frequency signal F2 to thevalue generation unit 210, the counting value Twv is sequentially 2, 3, 3, 4, and 4. When the counting value Twv is greater than or equal to 5, thethird controller 720 controls themultiplexer 710 to provide the first frequency signal F1 to thevalue generation unit 210. Thus, the counting value Twv is sequentially 5, 6, and 7. During the period T2, because the waveform value Owv has not yet reached the third boundary value (for example, 68), the accumulatingunit 220 still operates in the increasing mode and accumulates the counting value Twv to sequentiallyoutput 36, 39, 42, 46, 50, 55, 61, and 68 as the waveform value Owv. Because the counting value Twv has reached the first boundary value (i.e., 7), thevalue generation unit 210 switches into the count-down mode. In addition, because the waveform value Owv has reached the third boundary value (i.e., 68), the accumulatingunit 220 switches into the decreasing mode. - As described above, in the count-down mode (for example, the period T3 as shown in
FIG. 10 ), thevalue generation unit 210 counts the clock signal CLK (or accumulates the predefined value PV) to sequentiallyoutput unit 220 operates in the decreasing mode and accumulates the counting value Twv to sequentiallyoutput 61, 55, 50, 46, 42, 39, 36, and 34 as the waveform value Owv. Because the counting value Twv has already reached the second boundary value (i.e., 2), thevalue generation unit 210 switches into the count-up mode. - As described above, in the count-up mode (for example, the period T4 as shown in
FIG. 10 ), thevalue generation unit 210 counts the clock signal CLK (or accumulates the predefined value PV) to sequentiallyoutput unit 220 still operates in the decreasing mode and accumulates the counting value Twv to sequentiallyoutput value generation unit 210 switches into the count-down mode. In addition, because the waveform value Owv has reached the fourth boundary value (i.e., 0), the accumulatingunit 220 switches into the decreasing mode. The subsequent operation process can be deduced from foregoing description. The counting value Twv and the waveform value Owv are listed in following table 2. -
TABLE 2 The counting value Twv and the waveform value Owv in FIG. 10 Period T1 T2 Twv 7 6 5 4 4 3 3 2 2 3 3 4 4 5 6 7 Owv 7 13 18 22 26 29 32 34 36 39 42 46 50 55 61 68 Period T3 T4 Twv 7 6 5 4 4 3 3 2 2 3 3 4 4 5 6 7 Owv 61 55 50 46 42 39 36 34 32 29 26 22 18 13 7 0 - The first boundary value, the second boundary value, the third boundary value, the fourth boundary value, and the initial value of the
value generation unit 210 are determined according to the actual design requirement. For example, the initial value of thevalue generation unit 210 is 0, the first boundary value is 7, the second boundary value is 0, the third boundary value is 28, and the fourth boundary value is −28. The operation process of the present example can be deduced based on foregoing description therefore will not be described herein. The counting value Twv and the waveform value Owv in the present example are listed in following table 3. -
TABLE 3 The counting value Twv and the waveform value Owv Twv 0 1 2 3 4 5 6 7 7 6 5 4 3 2 1 Owv 0 1 3 6 10 15 21 28 21 15 10 6 3 1 0 Twv 0 1 2 3 4 5 6 7 7 6 5 4 3 2 1 Owv 0 −1 −3 −6 −10 −15 −21 −28 −21 −15 −10 −6 −3 −1 0 - The application of the
onion waveform generator 200 and theonion waveform generator 700 is not limited in the present disclosure. For example, theonion waveform generator 200 and theonion waveform generator 700 may be applied in a spread spectrum clock generator (SSCG).FIG. 11 is a schematic block diagram of aSSCG 1100 according to an embodiment of the present disclosure. Referring toFIG. 11 , theSSCG 1100 includes a phase frequency detector (PFD) 1110, a charge pump (CP) 1120, afilter 1130, a controlledoscillator 1140, aprogrammable frequency divider 1150, amodulator 1160, anonion waveform generator 200, and afrequency divider 1170. - The
PFD 1110 receives and detects the phase difference (time difference) between a reference clock Fref and a feedback clock Ffb to obtain a detection result and sends the detection result to theCP 1120 to control the charge or discharge of theCP 1120. The current produced by theCP 1120 is conducted into thefilter 1130. The input terminal of thefilter 1130 is coupled to thePFD 1110 through theCP 1120 so that a control voltage of the controlledoscillator 1140 can be generated according to the detection result. In the present embodiment, thefilter 1130 is a low pass filter (LPF). - The control terminal of the controlled
oscillator 1140 is coupled to the output terminal of thefilter 1130, and the output terminal of the controlledoscillator 1140 provides a spread spectrum clock Fout. In the present embodiment, the controlledoscillator 1140 is a voltage controlled oscillator (VCO). The input terminal of theprogrammable frequency divider 1150 is coupled to the output terminal of the controlledoscillator 1140, and the output terminal of theprogrammable frequency divider 1150 provides the feedback clock Fib to thePFD 1110. Theprogrammable frequency divider 1150 is controlled by a modulation control signal MC to dynamically determine the frequency of the feedback clock Ffb. - Below, the
SSCG 1100 is applied to the serial advanced technology attachment (SATA). Because the SATA specifies that the modulation frequency of spread spectrum is between 30K and 33K, the frequency of the reference clock Fref is 100 MHz, and the frequency of the spread spectrum clock Fout may be 6-GHz. Theprogrammable frequency divider 1150 determines whether to divide the frequency of the spread spectrum clock Fout by 58 or 60 according to the modulation control signal MC. Thus, the frequency of the feedback clock Ffb is 6÷58 GHz or 6÷60 GHz according to the modulation control signal MC. In another embodiment, theprogrammable frequency divider 1150 dynamically determines whether to divide the frequency of the spread spectrum clock Fout by 56, 58, 60, or 62 according to the modulation control signal MC. Thus, the frequency of the feedback clock Ffb may be 6÷56 GHz, 6÷58 GHz, 6÷60 GHz, or 6÷62 GHz according to the modulation control signal MC. - The
frequency divider 1170 receives the reference clock Fref and divides the frequency of the reference clock Fref by a specific multiple (for example, 96) to provide the clock signal CLK to thevalue generation unit 210 of theonion waveform generator 200, wherein the multiple is determined according to the frequency and the order of the modulation waveform. In some embodiment, the clock signal CLK may be the reference clock Fref. Namely, thefrequency divider 1170 may be omitted according to the design requirement. Theonion waveform generator 200 generates the waveform value Owv for themodulator 1160 according to the clock signal CLK. Theonion waveform generator 200 has been described above in detail therefore will not be described herein. - The
modulator 1160 generates the modulation control signal MC for theprogrammable frequency divider 1150 according to the waveform value Owv. In the present embodiment, themodulator 1160 is a delta-sigma (ΔΣ) modulator. ThePFD 1110, theCP 1120, thefilter 1130, the controlledoscillator 1140, theprogrammable frequency divider 1150, themodulator 1160, and thefrequency divider 1170 are well known techniques in the art therefore will not be described herein. -
FIG. 12 is a schematic block diagram of aSSCG 1200 according to another embodiment of the present disclosure. Referring toFIG. 12 , thefirst frequency divider 1170 receives a reference clock Fref and divides the frequency of the reference clock Fref to provide a first frequency signal F1 to themultiplexer 710 of theonion waveform generator 700. Thesecond frequency divider 1280 receives the first frequency signal F1 and divides the frequency of the first frequency signal F1 to provide a second frequency signal F2 to themultiplexer 710 of theonion waveform generator 700. The frequency division multiple of thesecond frequency divider 1280 is determined according to the actual design requirement. Herein thesecond frequency divider 1280 is a divide-by-2 frequency divider. Theonion waveform generator 700 generates a waveform value Owv for themodulator 1160 according to the first frequency signal F1 and the second frequency signal F2. Theonion waveform generator 700 has been described above in detail, and other components of theSSCG 1200 are the same as those of theSSCG 1100 therefore will not be described herein. - As described above, in embodiments of the present disclosure, the nonlinear
onion waveform generators value generation unit 210 and an accumulatingunit 220. In theSSCG 1100 or theSSCG 1200 that uses such an onion waveform generator for modulation, the spectral energy is evenly distributed on the extended frequencies, and the problem of raised spectrum ends is effectively resolved. Thereby, a satisfactory spread spectrum effect is achieved. - It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present disclosure without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the present disclosure cover modifications and variations of this disclosure provided they fall within the scope of the following claims and their equivalents.
Claims (32)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98145813 | 2009-12-30 | ||
TW98145813A | 2009-12-30 | ||
TW98145813 | 2009-12-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110156782A1 true US20110156782A1 (en) | 2011-06-30 |
US8269536B2 US8269536B2 (en) | 2012-09-18 |
Family
ID=44186749
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/871,920 Active 2030-10-30 US8269536B2 (en) | 2009-12-30 | 2010-08-31 | Onion waveform generator and spread spectrum clock generator using the same |
Country Status (2)
Country | Link |
---|---|
US (1) | US8269536B2 (en) |
TW (1) | TWI403091B (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110026083A1 (en) * | 2009-07-30 | 2011-02-03 | Masamoto Nakazawa | Spread spectrum clock generator, spread spectrum clock generating method, and circuit, image reading device and image forming apparatus using the spread spectrum clock generator |
US20120105114A1 (en) * | 2010-11-03 | 2012-05-03 | Electronics And Telecommunications Research Institute | Spread spectrum clock generating circuit |
US20130093478A1 (en) * | 2011-10-13 | 2013-04-18 | National Semiconductor Corporation | Differentiator based spread spectrum modulator |
US20140159787A1 (en) * | 2012-12-12 | 2014-06-12 | Novatek Microelectronics Corp. | Spread-spectrum clock generator |
US8810290B1 (en) * | 2011-01-11 | 2014-08-19 | Hittite Microwave Corporation | Fractional phase locked loop having an exact output frequency and phase and method of using the same |
US20170093407A1 (en) * | 2015-09-24 | 2017-03-30 | Samsung Electronics Co., Ltd. | Non-linear spread spectrum profile generator using linear combination |
US10063246B2 (en) * | 2016-11-16 | 2018-08-28 | Perceptia Devices, Inc. | Low-power fractional-N PLLs |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5473669B2 (en) * | 2010-02-23 | 2014-04-16 | ルネサスエレクトロニクス株式会社 | Clock generation circuit and semiconductor device |
CN111274280A (en) * | 2019-10-25 | 2020-06-12 | 青岛海尔电冰箱有限公司 | Timing information feedback method and prediction system for refrigerator |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4979183A (en) * | 1989-03-23 | 1990-12-18 | Echelon Systems Corporation | Transceiver employing direct sequence spread spectrum techniques |
US5488627A (en) * | 1993-11-29 | 1996-01-30 | Lexmark International, Inc. | Spread spectrum clock generator and associated method |
US5539770A (en) * | 1993-11-19 | 1996-07-23 | Victor Company Of Japan, Ltd. | Spread spectrum modulating apparatus using either PSK or FSK primary modulation |
US5610955A (en) * | 1995-11-28 | 1997-03-11 | Microclock, Inc. | Circuit for generating a spread spectrum clock |
US5631920A (en) * | 1993-11-29 | 1997-05-20 | Lexmark International, Inc. | Spread spectrum clock generator |
US5659587A (en) * | 1994-11-23 | 1997-08-19 | Tektronix, Inc. | Spread spectrum phase-locked loop clock generator with VCO driven by a symmetrical voltage ramp signal |
US5943382A (en) * | 1996-08-21 | 1999-08-24 | Neomagic Corp. | Dual-loop spread-spectrum clock generator with master PLL and slave voltage-modulation-locked loop |
US6003053A (en) * | 1996-11-29 | 1999-12-14 | Matsushita Electric Works, Ltd. | Pulse signal generation circuit and pulse signal generation method |
US6198355B1 (en) * | 1998-03-13 | 2001-03-06 | Telefonaktiebolaget Lm Ericsson (Publ) | Dual edge-triggered phase detector and phase locked loop using same |
US6292507B1 (en) * | 1999-09-01 | 2001-09-18 | Lexmark International, Inc. | Method and apparatus for compensating a spread spectrum clock generator |
US6366174B1 (en) * | 2000-02-21 | 2002-04-02 | Lexmark International, Inc. | Method and apparatus for providing a clock generation circuit for digitally controlled frequency or spread spectrum clocking |
US6404834B1 (en) * | 2000-09-20 | 2002-06-11 | Lexmark International, Inc. | Segmented spectrum clock generator apparatus and method for using same |
US6559698B1 (en) * | 1999-10-18 | 2003-05-06 | Nippon Precision Circuits, Inc. | Spread spectrum type clock generating circuit |
US6647052B2 (en) * | 2001-12-26 | 2003-11-11 | Dell Products L.P. | Advanced spread spectrum clock generation technique for EMI reduction of multiple clock sources |
US6703902B2 (en) * | 2001-09-25 | 2004-03-09 | Samsung Electronics Co. Ltd. | Phase locked loop for reducing electromagnetic interference |
US7015733B2 (en) * | 2003-10-10 | 2006-03-21 | Oki Electric Industry Co., Ltd. | Spread-spectrum clock generator using processing in the bitstream domain |
US7161970B2 (en) * | 2004-09-10 | 2007-01-09 | Ftd Solutions Pte, Ltd. | Spread spectrum clock generator |
US7532139B2 (en) * | 2007-08-06 | 2009-05-12 | Vns Portfolio Llc | System and method for converting analog values into digital form |
US7714666B2 (en) * | 2006-06-15 | 2010-05-11 | Mediatek Inc. | Phase locked loop frequency synthesizer and method for modulating the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW494636B (en) * | 2001-02-26 | 2002-07-11 | Realtek Semiconductor Co Ltd | Spread spectrum phase-locked loop circuit with adjustable spread bandwidth |
JP4364621B2 (en) * | 2003-12-04 | 2009-11-18 | 富士通マイクロエレクトロニクス株式会社 | Clock generator |
US7719371B2 (en) * | 2004-03-22 | 2010-05-18 | Integrated Device Technology, Inc. | Spread spectrum clock and reference signal generator |
JP4587798B2 (en) * | 2004-12-08 | 2010-11-24 | ルネサスエレクトロニクス株式会社 | Spread spectrum clock generator |
US7405629B2 (en) * | 2005-06-30 | 2008-07-29 | Cypress Semiconductor Corp. | Frequency modulator, circuit, and method that uses multiple vector accumulation to achieve fractional-N frequency synthesis |
TWI345881B (en) * | 2007-12-03 | 2011-07-21 | Ind Tech Res Inst | Spread spectrum clock generating appartus |
-
2010
- 2010-08-31 US US12/871,920 patent/US8269536B2/en active Active
- 2010-09-27 TW TW099132636A patent/TWI403091B/en not_active IP Right Cessation
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4979183A (en) * | 1989-03-23 | 1990-12-18 | Echelon Systems Corporation | Transceiver employing direct sequence spread spectrum techniques |
US5539770A (en) * | 1993-11-19 | 1996-07-23 | Victor Company Of Japan, Ltd. | Spread spectrum modulating apparatus using either PSK or FSK primary modulation |
US5488627A (en) * | 1993-11-29 | 1996-01-30 | Lexmark International, Inc. | Spread spectrum clock generator and associated method |
US5631920A (en) * | 1993-11-29 | 1997-05-20 | Lexmark International, Inc. | Spread spectrum clock generator |
US5659587A (en) * | 1994-11-23 | 1997-08-19 | Tektronix, Inc. | Spread spectrum phase-locked loop clock generator with VCO driven by a symmetrical voltage ramp signal |
US5610955A (en) * | 1995-11-28 | 1997-03-11 | Microclock, Inc. | Circuit for generating a spread spectrum clock |
US5943382A (en) * | 1996-08-21 | 1999-08-24 | Neomagic Corp. | Dual-loop spread-spectrum clock generator with master PLL and slave voltage-modulation-locked loop |
US6003053A (en) * | 1996-11-29 | 1999-12-14 | Matsushita Electric Works, Ltd. | Pulse signal generation circuit and pulse signal generation method |
US6198355B1 (en) * | 1998-03-13 | 2001-03-06 | Telefonaktiebolaget Lm Ericsson (Publ) | Dual edge-triggered phase detector and phase locked loop using same |
US6292507B1 (en) * | 1999-09-01 | 2001-09-18 | Lexmark International, Inc. | Method and apparatus for compensating a spread spectrum clock generator |
US6559698B1 (en) * | 1999-10-18 | 2003-05-06 | Nippon Precision Circuits, Inc. | Spread spectrum type clock generating circuit |
US6366174B1 (en) * | 2000-02-21 | 2002-04-02 | Lexmark International, Inc. | Method and apparatus for providing a clock generation circuit for digitally controlled frequency or spread spectrum clocking |
US6404834B1 (en) * | 2000-09-20 | 2002-06-11 | Lexmark International, Inc. | Segmented spectrum clock generator apparatus and method for using same |
US6703902B2 (en) * | 2001-09-25 | 2004-03-09 | Samsung Electronics Co. Ltd. | Phase locked loop for reducing electromagnetic interference |
US6647052B2 (en) * | 2001-12-26 | 2003-11-11 | Dell Products L.P. | Advanced spread spectrum clock generation technique for EMI reduction of multiple clock sources |
US7015733B2 (en) * | 2003-10-10 | 2006-03-21 | Oki Electric Industry Co., Ltd. | Spread-spectrum clock generator using processing in the bitstream domain |
US7161970B2 (en) * | 2004-09-10 | 2007-01-09 | Ftd Solutions Pte, Ltd. | Spread spectrum clock generator |
US7714666B2 (en) * | 2006-06-15 | 2010-05-11 | Mediatek Inc. | Phase locked loop frequency synthesizer and method for modulating the same |
US7532139B2 (en) * | 2007-08-06 | 2009-05-12 | Vns Portfolio Llc | System and method for converting analog values into digital form |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8416461B2 (en) * | 2009-07-30 | 2013-04-09 | Ricoh Company, Limited | Spread spectrum clock generator, spread spectrum clock generating method, and circuit, image reading device and image forming apparatus using the spread spectrum clock generator |
US20110026083A1 (en) * | 2009-07-30 | 2011-02-03 | Masamoto Nakazawa | Spread spectrum clock generator, spread spectrum clock generating method, and circuit, image reading device and image forming apparatus using the spread spectrum clock generator |
US8446194B2 (en) * | 2010-11-03 | 2013-05-21 | Electronics And Telecommunications Research Institute | Spread spectrum clock generating circuit |
US20120105114A1 (en) * | 2010-11-03 | 2012-05-03 | Electronics And Telecommunications Research Institute | Spread spectrum clock generating circuit |
US8810290B1 (en) * | 2011-01-11 | 2014-08-19 | Hittite Microwave Corporation | Fractional phase locked loop having an exact output frequency and phase and method of using the same |
US8736324B2 (en) * | 2011-10-13 | 2014-05-27 | Texas Instruments Incorporated | Differentiator based spread spectrum modulator |
US20130093478A1 (en) * | 2011-10-13 | 2013-04-18 | National Semiconductor Corporation | Differentiator based spread spectrum modulator |
US20150016491A1 (en) * | 2011-10-13 | 2015-01-15 | Texas Instruments Incorporated | Differentiator based spread spectrum modulator |
US20160043769A1 (en) * | 2011-10-13 | 2016-02-11 | Texas Instruments Incorporated | Differentiator based spread spectrum modulator |
US9369174B2 (en) * | 2011-10-13 | 2016-06-14 | Texas Instruments Incorporated | Differentiator based spread spectrum modulator |
US20140159787A1 (en) * | 2012-12-12 | 2014-06-12 | Novatek Microelectronics Corp. | Spread-spectrum clock generator |
US8786335B2 (en) * | 2012-12-12 | 2014-07-22 | Novatek Microelectronics Corp. | Spread-spectrum clock generator |
US20170093407A1 (en) * | 2015-09-24 | 2017-03-30 | Samsung Electronics Co., Ltd. | Non-linear spread spectrum profile generator using linear combination |
US10256826B2 (en) * | 2015-09-24 | 2019-04-09 | Samsung Electronics Co., Ltd. | Non-linear spread spectrum profile generator using linear combination |
US10804907B2 (en) | 2015-09-24 | 2020-10-13 | Samsung Electronics Co., Ltd. | Non-linear spread spectrum profile generator using linear combination |
US10063246B2 (en) * | 2016-11-16 | 2018-08-28 | Perceptia Devices, Inc. | Low-power fractional-N PLLs |
US10063247B2 (en) * | 2016-11-16 | 2018-08-28 | Perceptia Devices, Inc. | Multiple-loop fractional-N PLL with hitless switching |
Also Published As
Publication number | Publication date |
---|---|
TW201123733A (en) | 2011-07-01 |
TWI403091B (en) | 2013-07-21 |
US8269536B2 (en) | 2012-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8269536B2 (en) | Onion waveform generator and spread spectrum clock generator using the same | |
Chiu et al. | A dynamic phase error compensation technique for fast-locking phase-locked loops | |
US7978111B2 (en) | High resolution time-to-digital converter | |
KR101217345B1 (en) | Method and apparatus for reconfigurable frequency generation | |
US8406271B2 (en) | Spread spectrum clock generating circuit | |
US10425086B1 (en) | Divider-less phase locked loop | |
WO2014189772A1 (en) | Method and apparatus for generating a reference signal for a fractional-n frequency synthesizer | |
JP2006217539A (en) | Spread spectrum clock generation circuit and method of controlling same | |
US7969209B2 (en) | Frequency divider circuit | |
JP4065365B2 (en) | Noise reduction circuit | |
US7505542B1 (en) | Low jitter digital frequency synthesizer with frequency modulation capabilities | |
US20110133795A1 (en) | Digital phase-locked loop with reduced loop delay | |
CN109428593B (en) | Circuit for realigning loop, phase-locked loop, and realigning intensity adjusting method | |
US8643402B2 (en) | Phase frequency detector circuit | |
US7656214B1 (en) | Spread-spectrum clock generator | |
JP2005302012A (en) | Circuit for generating spread spectrum clock | |
CN203457137U (en) | Switch-controlled filter circuit applied to phase-locked loop | |
KR100937940B1 (en) | Spread spectrum clock generator and generating method | |
US8656203B2 (en) | Fractional frequency division or multiplication by using an oversampled phase rotator for reducing jitter | |
US7570121B2 (en) | Frequency jittering control circuit and method for using the same | |
CN102377413B (en) | Spread spectrum clock system and spread spectrum clock generator thereof | |
KR101207072B1 (en) | Phase locked loop having function of phase interpolation and method for phase interpolation in phase locked loop | |
KR100949275B1 (en) | Spread spectrum clock generator and generating method | |
KR101780369B1 (en) | Buck converter with spectrum spread clocking oscillator | |
Wang et al. | Spread spectrum clock generator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUANG, HONG-YI;HSU, CHIH-YUAN;TSENG, WEI-SHENG;AND OTHERS;REEL/FRAME:024921/0203 Effective date: 20100827 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |