US20110147342A1 - Method for fabricating wiring structure of wiring board - Google Patents

Method for fabricating wiring structure of wiring board Download PDF

Info

Publication number
US20110147342A1
US20110147342A1 US12/815,155 US81515510A US2011147342A1 US 20110147342 A1 US20110147342 A1 US 20110147342A1 US 81515510 A US81515510 A US 81515510A US 2011147342 A1 US2011147342 A1 US 2011147342A1
Authority
US
United States
Prior art keywords
wiring
layer
fabricating
wiring board
board according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US12/815,155
Other versions
US8273651B2 (en
Inventor
Shu-Sheng Chiang
Tsung-Yuan Chen
Wei-Ming Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unimicron Technology Corp
Original Assignee
Unimicron Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unimicron Technology Corp filed Critical Unimicron Technology Corp
Assigned to UNIMICRON TECHNOLOGY CORP. reassignment UNIMICRON TECHNOLOGY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHIANG, SHU-SHENG, CHEN, TSUNG-YUAN, CHENG, WEI-MING
Publication of US20110147342A1 publication Critical patent/US20110147342A1/en
Application granted granted Critical
Publication of US8273651B2 publication Critical patent/US8273651B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/05Insulated conductive substrates, e.g. insulated metal substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/18Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material

Definitions

  • the present invention relates to a process of fabricating a wiring board, and more particularly to a method for fabricating a wiring structure of a wiring board.
  • a wiring structure of the wiring board is usually formed by using electroless plating or electrical plating. Particularly, in a recent process of fabricating the wiring structure, usually perform electroless plating at first, so as to form a seed layer and a chemical plating layer in sequence on a dielectric layer, wherein the seed layer and the chemical plating layer completely cover the surface of the dielectric layer.
  • a patterned photoresist layer is formed on the chemical plating layer by using a lithography method, and the patterned photoresist layer partially exposes the chemical plating layer. Then, perform the electrical plating, so as to form a plated metal layer on the chemical plating layer. Afterwards, perform an etching method and remove a portion of the chemical plating layer, so as to form a wiring layer. Thus, the wiring structure of the wiring board is completed.
  • the present invention is directed to a method for fabricating a wiring structure of a wiring board.
  • the present invention provides a method for fabricating a wiring structure of a wiring board.
  • a substrate including an insulation layer and a film disposed on the insulation layer is provided, and the film has an outer surface.
  • an intaglio pattern partially exposing the insulation layer is formed on the outer surface by removing a portion of the insulation layer and a portion of the film.
  • an activated layer is formed on the outer surface and in the intaglio pattern, and the activated layer completely covers the outer surface and all surfaces of the intaglio pattern.
  • the activated layer on the outer surface and the film are removed, and the activated layer in the intaglio pattern is remained.
  • a conductive material is formed in the intaglio pattern by using a chemical deposition method.
  • the activated layer involves in chemical reactions of the chemical deposition method.
  • the conductive material is formed in the intaglio pattern by using the activated layer remained in the intaglio pattern and the chemical deposition method.
  • the wiring structure of the wiring board is manufactured.
  • FIGS. 1A to 1E are schematic views illustrating processes of a method for fabricating a wiring structure of a wiring board according to an embodiment of the present invention.
  • FIGS. 1A to 1E are schematic views illustrating processes of a method for fabricating a wiring structure of a wiring board according to an embodiment of the present invention.
  • a substrate 110 is provided in the method for fabricating a wiring structure of a wiring board of this embodiment.
  • the substrate 110 includes an insulation layer 112 and a film 114 .
  • the film 114 is disposed on the insulation layer 112 and has an outer surface 114 a.
  • the film 114 may be a metal layer, and the material of the metal layer is such as copper, nickel, chromium, or aluminum.
  • the insulation layer 112 may be formed of a prepreg, that is, the insulation layer 112 may be a film mixed with resin and glass fiber.
  • the insulation layer 112 may also be a polymer material layer, and the material of the polymer material layer is such as polyimide (PI), liquid crystal polymer (LCP), or ajinomoto build-up film (ABF).
  • a method for forming the substrate 110 may be depositing the metal layer on the insulation layer 112 , and a method for depositing the metal layer may be sputtering or electroless plating.
  • the method for forming the substrate 110 is laminating a metal foil on the insulation layer 112 , and the metal foil is such as a copper foil or a resin coated copper foil (RCC).
  • the thickness of the metal foil is reduced, so as to form the film 114 .
  • the method for reducing the thickness of the metal foil is, for example, etching the metal foil.
  • a portion of the metal foil can be removed, thereby reducing the thickness of the metal foil.
  • the substrate 110 may further include a wiring layer 116 and an inner wiring substrate 118 .
  • the wiring layer 116 is located on a position opposite to the film 114 and electrically connected to the inner wiring substrate 118 .
  • the insulation layer 112 and the wiring layer 116 are both disposed on the inner wiring substrate 118 , and the insulation layer 112 covers the wiring layer 116 and a surface 118 a of the inner wiring substrate 118 .
  • the thickness T 2 of the wiring layer 116 is greater than the thickness T 1 of the film 114 .
  • At least one wiring layer exists inside the wiring substrate 118 .
  • the inner wiring substrate 118 may be substantially considered as a wiring board, and in a subsequent fabricating process, the wiring layer is formed on the insulation layer 112 , so that the method for fabricating the wiring structure of this embodiment may be applied to fabricating a multilayer wiring board.
  • the wiring layer 116 and the inner wiring substrate 118 are both selective elements and not necessary elements. That is, the substrate 110 not necessarily includes the wiring layer 116 and the inner wiring substrate 118 , and the method for fabricating the wiring structure of this embodiment may also be applied to fabricating a single-sided wiring board or a double-sided wiring board.
  • the method for fabricating the wiring structure of this embodiment may be applied to fabricating the double-sided wiring board.
  • the method for fabricating the wiring structure of this embodiment may be applied to fabricating the single-sided wiring board.
  • an intaglio pattern 120 is formed on the outer surface 114 a .
  • the intaglio pattern 120 partially exposes the insulation layer 112 and is formed by removing a portion of the film 114 and a portion of the insulation layer 112 .
  • a method for forming the intaglio pattern 120 may perform laser ablation or plasma etching to the substrate 110 .
  • the intaglio pattern 120 may include a plurality of trenches 122 partially exposing the insulation layer 112 and a plurality of blind vias 124 . At least one blind via 124 is located under one of the trenches 122 and communicates with the trench 122 .
  • the number of the blind via 124 included by the intaglio pattern 120 may be only one, so the number of the blind via 124 as shown in FIG. 1B is only used for an exemplary description without limiting the present invention.
  • the trenches 122 are formed on the outer surface 114 a of the film 114 by using, for example, laser ablation or plasma etching.
  • the blind vias 124 partially exposing the wiring layer 116 are formed, and a method for forming the blind vias 124 may perform mechanical drilling, laser drilling, or plasma etching to the substrate 110 .
  • the intaglio pattern 120 may only include the trenches 122 or the blind vias 124 . That is, the intaglio pattern 120 only includes the trenches 122 , but not includes any blind vias 124 , or the intaglio pattern 120 only includes at least one blind via 124 , but not includes any trench 122 . Therefore, the intaglio pattern 120 as shown in FIG. 1B is not used to limit the present invention.
  • an activated layer 130 is formed on the outer surface 114 a and in the intaglio pattern 120 .
  • the activated layer 130 completely covers the outer surface 114 a and all surfaces of the intaglio pattern 120 .
  • the activated layer 130 not only completely covers the outer surface 114 a , but also completely covers the bottoms B 1 , B 2 and side walls S 1 , S 2 of the trenches 122 and the blind vias 124 . That is to say, the activated layer 130 also partially covers the wiring layer 116 .
  • the activated layer 130 can contact with the insulation layer 112 , the film 114 , and the wiring layer 116 .
  • the method for forming the activated layer 130 has many implementation means, and in this embodiment, the method for forming the activated layer 130 may perform dipping the film 114 and the insulation layer 112 into an ionic solution (not shown).
  • the ionic solution contains a plurality of metal ions, and the metal ions are such as nickel ions, palladium ions, platinum ions, chromium ions, silver ions, or molybdenum ions.
  • the film 114 and the insulation layer 112 are dipped in the ionic solution, the film 114 and the insulation layer 112 are both combined with the metal ions, thereby forming the activated layer 130 .
  • a method for removing the film 114 and the activated layer 130 may perform a micro-etching process. In the micro-etching process, both the film 114 and the activated layer 130 are dipped in the same etchant, and can be removed by the etchant.
  • a conductive material 140 is formed in the intaglio pattern 120 by using a chemical deposition method, and the chemical deposition method may be chemical vapor deposition (CVD) or electroless plating.
  • the wiring structure of the wiring board is substantially manufactured so far.
  • the activated layer 130 involves in chemical reactions of the chemical deposition method, that is, the conductive material 140 is formed through the chemical reactions occurred from the activated layer 130 , such that the chemical deposition method limits the formation of the conductive material 140 , so as to enable the conductive material 140 to be formed on the activated layer 130 only.
  • a patterned conductive layer 142 may be formed in the trenches 122 , and conductive posts 144 are formed in the blind vias 124 .
  • the patterned conductive layer 142 is a wiring layer, that is, the patterned conductive layer 142 includes a pad 142 a and a plurality of traces 142 b . Therefore, the conductive material 140 includes the patterned conductive layer 142 and at least one conductive post 144 .
  • the conductive posts 144 may be electrically connected between the patterned conductive layer 142 and the wiring layer 116 , such that the patterned conductive layer 142 is electrically connected to the inner wiring substrate 118 through the conductive posts 144 and the wiring layer 116 .
  • the blind vias 124 may be filled with the conductive posts 144 .
  • the blind vias 124 may also not be filled with the conductive posts 144 , so the conductive post 144 as shown in FIG. 1E do not limit the present invention.
  • the intaglio pattern 120 may only include the trench 122 or the blind via 124 , such that in the process of forming the conductive material 140 , only the conductive posts 144 or the patterned conductive layer 142 may be formed.
  • the intaglio pattern 120 when the intaglio pattern 120 only includes the blind via 124 but not includes any trench 122 , only the conductive posts 144 are formed, but the patterned conductive layer 142 is not formed.
  • the intaglio pattern 120 only includes the trenches 122 but not includes any blind via 124 , only the patterned conductive layer 142 is formed, but the conductive post 144 is not formed.
  • the conductive material is formed in the intaglio pattern by using the activated layer remained in the intaglio pattern and the chemical deposition method, so as to fabricate the wiring structure including the wiring layer (that is, the patterned conductive layer) or the conductive post.
  • the wiring structure may be manufactured without forming any patterned photoresist layer, and a lithography step may be omitted as well.

Abstract

A method for fabricating a wiring structure of a wiring board is provided. First, a substrate including an insulation layer and a film disposed on the insulation layer is provided. Next, an intaglio pattern exposing the insulation layer is formed on an outer surface of the film. The intaglio pattern is formed by removing a portion of the insulation layer and a portion of the film. Next, an activated layer is formed on the outer surface and in the intaglio pattern. The activated layer completely covers the outer surface and all surfaces of the intaglio pattern. Then, the film and the activated layer on the outer surface are removed, and the activated layer in the intaglio pattern is remained. After the film and the activated layer on the outer surface are removed, a conductive material is formed in the intaglio pattern by chemical deposition method.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims the benefit of Taiwan Patent Application No. 098144177, filed on Dec. 22, 2009, which is hereby incorporated by reference for all purposes as if fully set forth herein.
  • BACKGROUND OF THE INVENTION
  • 1. Field of Invention
  • The present invention relates to a process of fabricating a wiring board, and more particularly to a method for fabricating a wiring structure of a wiring board.
  • 2. Related Art
  • In a current technology for fabricating a wiring board, a wiring structure of the wiring board is usually formed by using electroless plating or electrical plating. Particularly, in a recent process of fabricating the wiring structure, usually perform electroless plating at first, so as to form a seed layer and a chemical plating layer in sequence on a dielectric layer, wherein the seed layer and the chemical plating layer completely cover the surface of the dielectric layer.
  • Next, a patterned photoresist layer is formed on the chemical plating layer by using a lithography method, and the patterned photoresist layer partially exposes the chemical plating layer. Then, perform the electrical plating, so as to form a plated metal layer on the chemical plating layer. Afterwards, perform an etching method and remove a portion of the chemical plating layer, so as to form a wiring layer. Thus, the wiring structure of the wiring board is completed.
  • SUMMARY OF THE INVENTION
  • The present invention is directed to a method for fabricating a wiring structure of a wiring board.
  • The present invention provides a method for fabricating a wiring structure of a wiring board. In the method, first, a substrate including an insulation layer and a film disposed on the insulation layer is provided, and the film has an outer surface. Next, an intaglio pattern partially exposing the insulation layer is formed on the outer surface by removing a portion of the insulation layer and a portion of the film. Next, an activated layer is formed on the outer surface and in the intaglio pattern, and the activated layer completely covers the outer surface and all surfaces of the intaglio pattern. Then, the activated layer on the outer surface and the film are removed, and the activated layer in the intaglio pattern is remained. After the film and the activated layer on the outer surface are removed, a conductive material is formed in the intaglio pattern by using a chemical deposition method. The activated layer involves in chemical reactions of the chemical deposition method.
  • In the present invention, the conductive material is formed in the intaglio pattern by using the activated layer remained in the intaglio pattern and the chemical deposition method. Thus, the wiring structure of the wiring board is manufactured.
  • In order to make the aforementioned features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention will become more fully understood from the detailed description given herein below for illustration only, and thus are not limitative of the present invention, and wherein:
  • FIGS. 1A to 1E are schematic views illustrating processes of a method for fabricating a wiring structure of a wiring board according to an embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • FIGS. 1A to 1E are schematic views illustrating processes of a method for fabricating a wiring structure of a wiring board according to an embodiment of the present invention. Referring to FIG. 1A, in the method for fabricating a wiring structure of a wiring board of this embodiment, firstly a substrate 110 is provided. The substrate 110 includes an insulation layer 112 and a film 114. The film 114 is disposed on the insulation layer 112 and has an outer surface 114 a.
  • The film 114 may be a metal layer, and the material of the metal layer is such as copper, nickel, chromium, or aluminum. The insulation layer 112 may be formed of a prepreg, that is, the insulation layer 112 may be a film mixed with resin and glass fiber. In addition, the insulation layer 112 may also be a polymer material layer, and the material of the polymer material layer is such as polyimide (PI), liquid crystal polymer (LCP), or ajinomoto build-up film (ABF).
  • When the film 114 is the metal layer, a method for forming the substrate 110 may be depositing the metal layer on the insulation layer 112, and a method for depositing the metal layer may be sputtering or electroless plating. In addition, the method for forming the substrate 110 is laminating a metal foil on the insulation layer 112, and the metal foil is such as a copper foil or a resin coated copper foil (RCC).
  • Accordingly, after the metal foil is laminated, the thickness of the metal foil is reduced, so as to form the film 114. The method for reducing the thickness of the metal foil is, for example, etching the metal foil. Thus, a portion of the metal foil can be removed, thereby reducing the thickness of the metal foil.
  • In this embodiment, the substrate 110 may further include a wiring layer 116 and an inner wiring substrate 118. The wiring layer 116 is located on a position opposite to the film 114 and electrically connected to the inner wiring substrate 118. The insulation layer 112 and the wiring layer 116 are both disposed on the inner wiring substrate 118, and the insulation layer 112 covers the wiring layer 116 and a surface 118 a of the inner wiring substrate 118. In addition, the thickness T2 of the wiring layer 116 is greater than the thickness T1 of the film 114.
  • At least one wiring layer (not shown) exists inside the wiring substrate 118. In other words, the inner wiring substrate 118 may be substantially considered as a wiring board, and in a subsequent fabricating process, the wiring layer is formed on the insulation layer 112, so that the method for fabricating the wiring structure of this embodiment may be applied to fabricating a multilayer wiring board.
  • In addition, in other not shown embodiments, the wiring layer 116 and the inner wiring substrate 118 are both selective elements and not necessary elements. That is, the substrate 110 not necessarily includes the wiring layer 116 and the inner wiring substrate 118, and the method for fabricating the wiring structure of this embodiment may also be applied to fabricating a single-sided wiring board or a double-sided wiring board.
  • In detail, when the substrate 110 includes the wiring layer 116, but not includes the inner wiring substrate 118, the method for fabricating the wiring structure of this embodiment may be applied to fabricating the double-sided wiring board. When the substrate 110 does not include the wiring layer 116 and the inner wiring substrate 118, the method for fabricating the wiring structure of this embodiment may be applied to fabricating the single-sided wiring board.
  • Referring to FIGS. 1A and 1B, next, an intaglio pattern 120 is formed on the outer surface 114 a. The intaglio pattern 120 partially exposes the insulation layer 112 and is formed by removing a portion of the film 114 and a portion of the insulation layer 112. A method for forming the intaglio pattern 120 may perform laser ablation or plasma etching to the substrate 110.
  • In FIG. 1B, the intaglio pattern 120 may include a plurality of trenches 122 partially exposing the insulation layer 112 and a plurality of blind vias 124. At least one blind via 124 is located under one of the trenches 122 and communicates with the trench 122. In addition, in other not shown embodiments, the number of the blind via 124 included by the intaglio pattern 120 may be only one, so the number of the blind via 124 as shown in FIG. 1B is only used for an exemplary description without limiting the present invention.
  • In the process of forming the intaglio pattern 120, the trenches 122 are formed on the outer surface 114 a of the film 114 by using, for example, laser ablation or plasma etching. Next, the blind vias 124 partially exposing the wiring layer 116 are formed, and a method for forming the blind vias 124 may perform mechanical drilling, laser drilling, or plasma etching to the substrate 110.
  • It is noted that in other not shown embodiments, the intaglio pattern 120 may only include the trenches 122 or the blind vias 124. That is, the intaglio pattern 120 only includes the trenches 122, but not includes any blind vias 124, or the intaglio pattern 120 only includes at least one blind via 124, but not includes any trench 122. Therefore, the intaglio pattern 120 as shown in FIG. 1B is not used to limit the present invention.
  • Referring to FIG. 1C, next, an activated layer 130 is formed on the outer surface 114 a and in the intaglio pattern 120. The activated layer 130 completely covers the outer surface 114 a and all surfaces of the intaglio pattern 120. In detail, taking FIG. 1C as an example, the activated layer 130 not only completely covers the outer surface 114 a, but also completely covers the bottoms B1, B2 and side walls S1, S2 of the trenches 122 and the blind vias 124. That is to say, the activated layer 130 also partially covers the wiring layer 116. In addition, the activated layer 130 can contact with the insulation layer 112, the film 114, and the wiring layer 116.
  • The method for forming the activated layer 130 has many implementation means, and in this embodiment, the method for forming the activated layer 130 may perform dipping the film 114 and the insulation layer 112 into an ionic solution (not shown). The ionic solution contains a plurality of metal ions, and the metal ions are such as nickel ions, palladium ions, platinum ions, chromium ions, silver ions, or molybdenum ions. When the film 114 and the insulation layer 112 are dipped in the ionic solution, the film 114 and the insulation layer 112 are both combined with the metal ions, thereby forming the activated layer 130.
  • Referring to FIGS. 1C and 1D, next, the film 114 and the activated layer 130 on the outer surface 114 a are removed, so as to partially expose the insulation layer 112, and the activated layer 130 in the intaglio pattern 120 is remained. A method for removing the film 114 and the activated layer 130 may perform a micro-etching process. In the micro-etching process, both the film 114 and the activated layer 130 are dipped in the same etchant, and can be removed by the etchant.
  • Referring to FIGS. 1D and 1E, then, a conductive material 140 is formed in the intaglio pattern 120 by using a chemical deposition method, and the chemical deposition method may be chemical vapor deposition (CVD) or electroless plating. The wiring structure of the wiring board is substantially manufactured so far. The activated layer 130 involves in chemical reactions of the chemical deposition method, that is, the conductive material 140 is formed through the chemical reactions occurred from the activated layer 130, such that the chemical deposition method limits the formation of the conductive material 140, so as to enable the conductive material 140 to be formed on the activated layer 130 only.
  • In addition, in the process of forming the conductive material 140, a patterned conductive layer 142 may be formed in the trenches 122, and conductive posts 144 are formed in the blind vias 124. The patterned conductive layer 142 is a wiring layer, that is, the patterned conductive layer 142 includes a pad 142 a and a plurality of traces 142 b. Therefore, the conductive material 140 includes the patterned conductive layer 142 and at least one conductive post 144.
  • Accordingly, the conductive posts 144 may be electrically connected between the patterned conductive layer 142 and the wiring layer 116, such that the patterned conductive layer 142 is electrically connected to the inner wiring substrate 118 through the conductive posts 144 and the wiring layer 116. Further, the blind vias 124 may be filled with the conductive posts 144. However, in other not shown embodiments, the blind vias 124 may also not be filled with the conductive posts 144, so the conductive post 144 as shown in FIG. 1E do not limit the present invention.
  • It is noted that in other not shown embodiment, the intaglio pattern 120 may only include the trench 122 or the blind via 124, such that in the process of forming the conductive material 140, only the conductive posts 144 or the patterned conductive layer 142 may be formed.
  • In detail, when the intaglio pattern 120 only includes the blind via 124 but not includes any trench 122, only the conductive posts 144 are formed, but the patterned conductive layer 142 is not formed. When the intaglio pattern 120 only includes the trenches 122 but not includes any blind via 124, only the patterned conductive layer 142 is formed, but the conductive post 144 is not formed.
  • In view of the foregoing, in the present invention, the conductive material is formed in the intaglio pattern by using the activated layer remained in the intaglio pattern and the chemical deposition method, so as to fabricate the wiring structure including the wiring layer (that is, the patterned conductive layer) or the conductive post. As compared with the conventional method for fabricating the wiring structure of the wiring board, in the present invention, the wiring structure may be manufactured without forming any patterned photoresist layer, and a lithography step may be omitted as well.
  • The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

Claims (19)

1. A method for fabricating a wiring structure of a wiring board, comprising:
providing a substrate comprising an insulation layer and a film disposed on the insulation layer, wherein the film has an outer surface;
forming an intaglio pattern partially exposing the insulation layer on the outer surface, wherein the intaglio pattern is formed by removing a portion of the insulation layer and a portion of the film;
forming an activated layer on the outer surface and in the intaglio pattern, wherein the activated layer completely covers the outer surface and all surfaces of the intaglio pattern;
removing the activated layer on the outer surface and the film, and remaining the activated layer in the intaglio pattern; and
forming a conductive material in the intaglio pattern by using a chemical deposition method after removing the film and the activated layer on the outer surface, wherein the activated layer involves in chemical reactions of the chemical deposition method.
2. The method for fabricating a wiring structure of a wiring board according to claim 1, wherein the chemical deposition method comprises an electroless plating.
3. The method for fabricating a wiring structure of a wiring board according to claim 1, wherein the chemical deposition method is a chemical vapor deposition (CVD).
4. The method for fabricating a wiring structure of a wiring board according to claim 1, wherein a method for forming the activated layer comprises dipping the film and the insulation layer into an ionic solution containing a plurality of metal ions.
5. The method for fabricating a wiring structure of a wiring board according to claim 4, wherein the metal ions are nickel ions, palladium ions, platinum ions, chromium ions, silver ions, or molybdenum ions.
6. The method for fabricating a wiring structure of a wiring board according to claim 1, wherein a method for removing the activated layer on the outer surface and the film comprises a micro-etching.
7. The method for fabricating a wiring structure of a wiring board according to claim 1, wherein the film is a metal layer, and a method for forming the substrate comprises depositing the metal layer on the insulation layer.
8. The method for fabricating a wiring structure of a wiring board according to claim 7, wherein a method for depositing the metal layer comprises a sputtering or an electroless plating.
9. The method for fabricating a wiring structure of a wiring board according to claim 1, wherein a method for forming the substrate comprises:
laminating a metal foil on the insulation layer; and
reducing a thickness of the metal foil after laminating the metal foil.
10. The method for fabricating a wiring structure of a wiring board according to claim 9, wherein the metal foil is a copper foil or a resin coated copper foil (RCC).
11. The method for fabricating a wiring structure of a wiring board according to claim 1, wherein a method for forming the intaglio pattern comprises performing laser ablation or plasma etching to the substrate.
12. The method for fabricating a wiring structure of a wiring board according to claim 1, wherein the process of forming the intaglio pattern comprises forming a plurality of trenches partially exposing the insulation layer on the outer surface.
13. The method for fabricating a wiring structure of a wiring board according to claim 12, wherein the process of forming the conductive material comprises forming a patterned conductive layer in the trenches.
14. The method for fabricating a wiring structure of a wiring board according to claim 1, wherein the substrate further comprises a wiring layer, the wiring layer is located on a position opposite to the film, a thickness of the wiring layer is greater than a thickness of the film, and the insulation layer covers the wiring layer.
15. The method for fabricating a wiring structure of a wiring board according to claim 14, wherein the substrate further comprises an inner wiring substrate, both the insulation layer and the wiring layer are disposed on the inner wiring substrate, and the wiring layer is electrically connected to the inner wiring substrate.
16. The method for fabricating a wiring structure of a wiring board according to claim 14, wherein the process of forming the intaglio pattern comprises forming at least one blind via partially exposing the wiring layer.
17. The method for fabricating a wiring structure of a wiring board according to claim 16, wherein a method for forming the blind via comprises performing mechanical drilling, laser drilling, or plasma etching to the substrate.
18. The method for fabricating a wiring structure of a wiring board according to claim 16, wherein the process of forming the conductive material comprises forming a conductive post in the blind via.
19. The method for fabricating a wiring structure of a wiring board according to claim 18, wherein the blind via is filled with the conductive post.
US12/815,155 2009-12-22 2010-06-14 Method for fabricating wiring structure of wiring board Active 2031-03-08 US8273651B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW98144177A 2009-12-22
TW098144177 2009-12-22
TW098144177A TWI405514B (en) 2009-12-22 2009-12-22 Method for fabricating wiring structure of wiring board

Publications (2)

Publication Number Publication Date
US20110147342A1 true US20110147342A1 (en) 2011-06-23
US8273651B2 US8273651B2 (en) 2012-09-25

Family

ID=44149621

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/815,155 Active 2031-03-08 US8273651B2 (en) 2009-12-22 2010-06-14 Method for fabricating wiring structure of wiring board

Country Status (2)

Country Link
US (1) US8273651B2 (en)
TW (1) TWI405514B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014065465A1 (en) * 2012-10-25 2014-05-01 한국생산기술연구원 Method for manufacturing solar cells having nano-micro composite structure on silicon substrate and solar cells manufactured thereby

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9955590B2 (en) 2015-10-21 2018-04-24 Advanced Semiconductor Engineering, Inc. Redistribution layer structure, semiconductor substrate structure, semiconductor package structure, chip structure, and method of manufacturing the same
CN113973432A (en) * 2020-07-23 2022-01-25 庆鼎精密电子(淮安)有限公司 Embedded circuit board and manufacturing method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020055256A1 (en) * 2000-11-09 2002-05-09 Qing-Tang Jiang Reducing copper line resistivity by smoothing trench and via sidewalls
US6930257B1 (en) * 2002-05-01 2005-08-16 Amkor Technology, Inc. Integrated circuit substrate having laminated laser-embedded circuit layers
US6967124B1 (en) * 2001-06-19 2005-11-22 Amkor Technology, Inc. Imprinted integrated circuit substrate and method for imprinting an integrated circuit substrate
US20090280636A1 (en) * 2008-05-09 2009-11-12 Hsu Louis L Methods of fabricating interconnect structures containing various capping materials for electrical fuse and other related applications
US20110074039A1 (en) * 2009-09-28 2011-03-31 Chartered Semiconductor Manufacturing, Ltd. Reliable interconnect for semiconductor device
US20110139494A1 (en) * 2009-12-10 2011-06-16 Unimicron Technology Corp. Embedded wiring board and method for manufacturing the same

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW396568B (en) 1998-04-15 2000-07-01 Taiwan Semiconductor Mfg Method for forming damascene interconnect by selectively electroplating copper
TW484203B (en) 2000-12-01 2002-04-21 Chartered Semiconductor Mfg Method to deposit a platinum seed layer for use in selective copper plating
CN1956635A (en) 2005-10-27 2007-05-02 全懋精密科技股份有限公司 Structure of thin wire of multi-dielectric layer circuit board and its manufacturing method
TW200805611A (en) 2006-07-07 2008-01-16 Kinsus Interconnect Tech Corp Manufacturing method of substrate without using exposure developing process and its inserted circuit structure
TWI349319B (en) * 2007-07-06 2011-09-21 Unimicron Technology Corp Structure with embedded circuit and process thereof
TWI432110B (en) * 2008-03-28 2014-03-21 Unimicron Technology Corp Circuit board and fabricating process thereof
WO2009133969A2 (en) 2008-04-30 2009-11-05 Panasonic Electric Works Co., Ltd. Method of producing circuit board by additive method, and circuit board and multilayer circuit board obtained by the method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020055256A1 (en) * 2000-11-09 2002-05-09 Qing-Tang Jiang Reducing copper line resistivity by smoothing trench and via sidewalls
US6967124B1 (en) * 2001-06-19 2005-11-22 Amkor Technology, Inc. Imprinted integrated circuit substrate and method for imprinting an integrated circuit substrate
US6930257B1 (en) * 2002-05-01 2005-08-16 Amkor Technology, Inc. Integrated circuit substrate having laminated laser-embedded circuit layers
US20090280636A1 (en) * 2008-05-09 2009-11-12 Hsu Louis L Methods of fabricating interconnect structures containing various capping materials for electrical fuse and other related applications
US20110074039A1 (en) * 2009-09-28 2011-03-31 Chartered Semiconductor Manufacturing, Ltd. Reliable interconnect for semiconductor device
US20110139494A1 (en) * 2009-12-10 2011-06-16 Unimicron Technology Corp. Embedded wiring board and method for manufacturing the same

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014065465A1 (en) * 2012-10-25 2014-05-01 한국생산기술연구원 Method for manufacturing solar cells having nano-micro composite structure on silicon substrate and solar cells manufactured thereby
CN104756260A (en) * 2012-10-25 2015-07-01 韩国生产技术研究院 Method for manufacturing solar cells having nano-micro composite structure on silicon substrate and solar cells manufactured thereby
US9530914B2 (en) 2012-10-25 2016-12-27 Korea Institute Of Industrial Technology Method for manufacturing solar cells having nano-micro composite structure on silicon substrate and solar cells manufactured thereby
US9972732B2 (en) 2012-10-25 2018-05-15 Korea Institute Of Industrial Technology Method for manufacturing solar cells having nano-micro composite structure on silicon substrate and solar cells manufactured thereby

Also Published As

Publication number Publication date
TWI405514B (en) 2013-08-11
TW201124016A (en) 2011-07-01
US8273651B2 (en) 2012-09-25

Similar Documents

Publication Publication Date Title
EP2424338B1 (en) Multilayer printed wiring boards with holes requiring copper wrap plate
EP2647267B1 (en) Method for manufacturing printed circuit board
US20090260868A1 (en) Printed circuit board and method of manufacturing the same
JP2008060504A (en) Method of manufacturing double-sided flexible printed wiring board
US11690178B2 (en) Multilayer printed wiring board and method of manufacturing the same
US8273651B2 (en) Method for fabricating wiring structure of wiring board
TWI392419B (en) Manufacturing method of circuit structure
KR20090011528A (en) Fabricating method of printed circuit board
US8273256B2 (en) Method for manufacturing wiring structure of wiring board
CN102413646B (en) Manufacturing method of circuit board
JP2007317823A (en) Printed wiring board and its manufacturing method
US9433107B2 (en) Printed circuit board and method of manufacturing the same
JP2010205801A (en) Method of manufacturing wiring board
TWI636720B (en) Circuit board structure and method for fabricating the same
KR101987378B1 (en) Method of manufacturing printed circuit board
CN102196673B (en) Method for manufacturing circuit structure
JP2005236194A (en) Manufacturing method for printed-wiring board
CN102137546B (en) Manufacturing method of circuit structure of circuit board
TWI419629B (en) Method for manufacturing printed circuit board
RU2382532C1 (en) Method of making printed circuit boards
CN102137547B (en) Manufacturing method of circuit structure of circuit board
KR20150032629A (en) Method for manufacturing wiring board
CN116528482A (en) PCB manufacturing method and PCB
KR101480557B1 (en) Printed circuit board and method for manufacturing the same
CN115243460A (en) Printed circuit board and circuit manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNIMICRON TECHNOLOGY CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHIANG, SHU-SHENG;CHEN, TSUNG-YUAN;CHENG, WEI-MING;SIGNING DATES FROM 20100305 TO 20100319;REEL/FRAME:024532/0977

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12