US20100037933A1 - Solar cell panels and method of fabricating same - Google Patents
Solar cell panels and method of fabricating same Download PDFInfo
- Publication number
- US20100037933A1 US20100037933A1 US12/189,839 US18983908A US2010037933A1 US 20100037933 A1 US20100037933 A1 US 20100037933A1 US 18983908 A US18983908 A US 18983908A US 2010037933 A1 US2010037933 A1 US 2010037933A1
- Authority
- US
- United States
- Prior art keywords
- solar cell
- cover plate
- lands
- cell chips
- array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title description 6
- 238000000034 method Methods 0.000 claims abstract description 26
- 239000006117 anti-reflective coating Substances 0.000 claims description 14
- 239000004020 conductor Substances 0.000 claims description 11
- 239000008393 encapsulating agent Substances 0.000 claims description 4
- 238000007789 sealing Methods 0.000 claims 2
- 229910052751 metal Inorganic materials 0.000 description 25
- 239000002184 metal Substances 0.000 description 25
- 229910021332 silicide Inorganic materials 0.000 description 24
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 24
- 238000002161 passivation Methods 0.000 description 8
- 238000004544 sputter deposition Methods 0.000 description 8
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 230000008020 evaporation Effects 0.000 description 5
- 238000001704 evaporation Methods 0.000 description 5
- 239000011521 glass Substances 0.000 description 5
- 239000000463 material Substances 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 4
- 239000004033 plastic Substances 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 239000010453 quartz Substances 0.000 description 4
- 238000007650 screen-printing Methods 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000010949 copper Substances 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- 239000011787 zinc oxide Substances 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000007812 deficiency Effects 0.000 description 2
- 238000005538 encapsulation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- JYMITAMFTJDTAE-UHFFFAOYSA-N aluminum zinc oxygen(2-) Chemical compound [O-2].[Al+3].[Zn+2] JYMITAMFTJDTAE-UHFFFAOYSA-N 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000008707 rearrangement Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/05—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells
- H01L31/0504—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/048—Encapsulation of modules
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/02002—Arrangements for conducting electric current to or from the device in operations
- H01L31/02005—Arrangements for conducting electric current to or from the device in operations for device characterised by at least one potential jump barrier or surface barrier
- H01L31/02008—Arrangements for conducting electric current to or from the device in operations for device characterised by at least one potential jump barrier or surface barrier for solar cells or solar cell modules
- H01L31/0201—Arrangements for conducting electric current to or from the device in operations for device characterised by at least one potential jump barrier or surface barrier for solar cells or solar cell modules comprising specially adapted module bus-bar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0224—Electrodes
- H01L31/022408—Electrodes for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/022425—Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
- H01L31/022433—Particular geometry of the grid contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/0475—PV cell arrays made by cells in a planar, e.g. repetitive, configuration on a single semiconductor substrate; PV cell microarrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/048—Encapsulation of modules
- H01L31/049—Protective back sheets
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/042—PV modules or arrays of single PV cells
- H01L31/05—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells
- H01L31/0504—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module
- H01L31/0508—Electrical interconnection means between PV cells inside the PV module, e.g. series connection of PV cells specially adapted for series or parallel connection of solar cells in a module the interconnection means having a particular shape
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
Definitions
- the present invention relates to the field of solar cell panels; more specifically, it relates to solar cell panels and methods of fabricating solar cell panels.
- a first aspect of the present invention is a structure, comprising: a bottom cover plate having an electrically conductive bus bar on a top surface of the bottom cover plate; a top cover plate having an electrically conductive contact frame proximate to a bottom surface of the top cover plate, the top cover plate transparent to visible light; and an array of rows and columns of solar cell chips between the bottom cover plate and the top cover plate, each solar cell chip of the array of solar cell chips comprising an anode adjacent to a top surface and a cathode adjacent to a bottom surface of the solar cell chip, the bus bar electrically contacting each anode of each solar cell chip of the array of solar cell chips and the contact frame contacting each anode of each solar cell chip of the array of solar cell chips.
- a second aspect of the present invention is a method, comprising: forming an electrically conductive bus bar on a top surface of a bottom cover plate; forming an electrically conductive contact frame proximate to a bottom surface of a top cover plate, the top cover plate transparent to visible light; and placing an array of rows and columns of solar cell chips between the bottom cover plate and the top cover plate, each solar cell chip of the array of solar cell chips comprising an anode adjacent to a top surface and a cathode adjacent to a bottom surface of the solar cell chip, the bus bar electrically contacting each anode of each solar cell chip of the array of solar cell chips and the contact frame contacting each anode of each solar cell chip of the array of solar cell chips.
- FIG. 1A is a cross-sectional view through line 1 A- 1 A of FIGS. 1B and 1C , wherein FIG. 1B is a top view and FIG. 1C is a bottom view of an exemplarily solar cell chip according to the present invention;
- FIGS. 2A , 2 B and 2 C are views of components of a solar cell panel according to a first embodiment of the present invention
- FIGS. 3A , 3 B and 3 C are views of components of a solar cell panel according to a second embodiment of the present invention.
- FIG. 4 is a cross-sectional view through a solar cell panel after assembly of the components illustrated in FIGS. 2A , 2 B and 2 C;
- FIG. 5 is a cross-sectional view through a solar cell panel after assembly of the components illustrated in FIGS. 3A , 3 B and 3 C;
- FIG. 6 is a schematic diagram of the circuit of the solar cell panel assembly of FIG. 4 are assembly
- FIG. 7 is a schematic diagram of the circuit of the solar cell panel assembly of FIG. 5 are assembly
- FIG. 8 is a schematic diagram of the circuit of a solar cell panel assembly with all solar cell chips connected in series;
- FIG. 9 is a detailed view of features of FIG. 7 ;
- FIGS. 10A , 10 B, 10 C and 10 D are cross-sectional views illustrated a method of forming a top cover plate according to embodiments of the present invention.
- FIG. 11 is a cross-sectional view of a solar cell panel assembled using the top cover plate of FIG. 10D ;
- FIG. 12 is a cross-sectional view illustrating encapsulation of a solar cell panel according to any of the embodiments of the present invention.
- FIG. 13 is a flowchart illustrating the fabrication steps for fabricating solar cell panels according to embodiments of the present invention.
- FIG. 1A is a cross-sectional view through line 1 A- 1 A of FIGS. 1B and 1C , wherein FIG. 1B is a top view and FIG. 1C is a bottom view of an exemplarily solar cell chip according to the present invention.
- a solar cell chip 90 is formed from a silicon substrate 100 having a top surface 105 and a bottom surface 110 .
- Formed in substrate 100 adjacent to top surface 110 is a P-type doped region 115 and formed in substrate 100 adjacent to bottom surface 110 is an N-type doped region 120 .
- An optional metal silicide contact 125 is formed to P-type doped region 115 and an optional metal silicide contact 130 is formed to N-type doped region 120 .
- P-type doped region 115 is the anode (or anode layer) and N-type doped region 110 is the cathode (or cathode layer) of a PIN (P-doped/Intrinsic/N-doped) diode comprising P-doped region 125 , N-doped region 130 and that region of substrate 100 between the N and P doped regions.
- Substrate 100 may be intrinsic (i.e., undoped) but also may be doped P-type to a doping level less than that of P-doped region 115 .
- An optional top dielectric passivation layer 132 may be formed on top surface 105 where top surface 105 is not covered by metal silicide contact 125 .
- An optional dielectric antireflective coating (ARC) 133 may be formed on top passivation layer 132 if present or on top surface 105 where top surface 105 is not covered by metal silicide contact 125 if there is no top passivation layer.
- An optional bottom dielectric passivation layer 134 may be formed on bottom surface 110 where bottom surface 110 is not covered by metal silicide contact 130 . If there is no metal silicide contact 125 and there is a passivation layer 132 and/or an antireflective coating 133 , an equivalent (to metal silicide contact 125 ) area of P-doped region 115 is left uncovered by passivation layer 132 and/or an antireflective coating 133 . If there is no metal silicide contact 130 and there is a passivation layer 1 , an equivalent (to metal silicide contact 130 ) area of N-doped region 120 is left uncovered by passivation layer 134 .
- silicide contact 125 comprises a peripheral region 135 adjacent to a perimeter 137 of solar cell chip 90 , the peripheral region having integral fingers 140 extending from peripheral region 135 toward the interior of substrate 100 along surface 105 .
- the geometric shape of the footprint of silicide contact 125 as illustrated in FIG. 1B is exemplary and other shapes (e.g., without fingers or having fingers on all four sides instead of two as illustrated) may be substituted.
- silicide contact 130 comprises a peripheral region 145 adjacent to a an edge 147 of solar cell chip 90 having integral fingers 150 extending from edge 147 across top surface 105 of substrate 100 to a side 157 opposite side 147 .
- the geometric shape of the footprint of silicide contact 130 as illustrated in FIG. 1C is exemplary and other shapes (e.g., without fingers, a ring along perimeter 137 or as a ring having fingers) may be substituted.
- solar cell chip 90 may be square. In one example, solar cell chip 90 has a top surface ( 105 ) area of between about 25 mm 2 and about 400 mm 2 . Solar cell chips according to the embodiments of the present invention do not include bus bars or contact frames. Since metal silicide contacts 125 and 130 are optional, it should be understood that hereinafter when reference is made to an element contacting metal silicide contacts 125 or 130 , the element may respectively contact P-doped region 115 or N-doped region 120 instead.
- FIGS. 2A , 2 B and 2 C are views of components of a solar cell panel according to a first embodiment of the present invention.
- FIGS. 2A , 2 B and 2 C illustrate an embodiment in which all solar cell chips of a solar cell panel are connected in parallel.
- a bottom cover plate 155 e.g., glass, quartz, plastic
- plate 160 comprises a material selected from the group consisting of copper (Cu), aluminum (Al), molybdenum (Mo), zinc oxide (ZnO), zinc-aluminum oxide (ZnAlO) and tin oxide (SnO).
- plate 160 comprises a transparent (e.g., to visible light) conducting material (TCM) examples of which include ZnO and ZnAlO.
- plate 160 comprises a transparent (e.g., to visible light) conducting oxide (TCO) examples of which include ZnO and ZnAlO.
- TCM transparent (e.g., to visible light) conducting material
- TCO transparent (e.g., to visible light) conducting oxide
- Plate 160 may be formed by screen printing an electrically conductive paste, evaporation, sputter deposition, chemical-vapor-deposition (CVD) or plating onto a thin seed layer formed by evaporation or sputter deposition.
- Plate 160 may be considered a bus bar, which has been formed on bottom cover plate 155 rather than on solar cell chips 90 . Normally bus bars are formed directly on solar cell chips causing shadowing of about 2% of the incident light.
- FIG. 2B a set 170 of solar cell chips 90 are arranged in an exemplary 4 by 4 array with all top surfaces 105 facing up.
- An N by M array of solar cell chips may be substituted to comply with the length and width of bottom cover plate 155 (see FIG. 2A ) where N and M are both independently integers greater or equal to 1.
- Solar panel chips 90 do not touch each other.
- a top cover plate 175 (e.g., glass, quartz, plastic) has a set of parallel electrically conductive lands 180 formed on a bottom surface 185 of plate 175 .
- Lands 180 may comprise any of the materials discussed supra with respect to plate 160 of FIG. 2A .
- Lands 180 may be formed by screen printing an electrically conductive paste, sputter deposition through a metal mask, by subtractive etch of a layer formed by sputter deposition, evaporation, CVD or plating, or by a damascene process. A damascene process is described infra.
- Lands 180 may be considered a contact frame, which has been formed on bottom cover plate 175 rather than on solar cell chips 90 . Normally contact frames are formed directly on solar cell chips.
- plate 160 may be replaced by a series of parallel electrically conductive lands running orthogonal to lands 180 (see FIG. 2C ) in which case provision for connecting each land (those replacing plate 160 ) in parallel is made.
- FIG. 4 is a cross-sectional view through a solar cell panel after assembly of the components illustrated in FIGS. 2A , 2 B and 2 C.
- FIG. 4 only one solar cell chip 90 of the set 170 of solar cell chips 90 of FIG. 2B are illustrated.
- solar cell chips 90 have been placed between bottom cover plate 155 and top cover plate 175 to form a solar cell panel assembly 225 .
- Top surface 165 of bottom cover plate 155 faces bottom surfaces 110 of solar cell chips 90 and plate 160 of the bottom cover plate electrically contacts metal silicide contacts 130 of the solar cell chips.
- Bottom surface 185 of top cover plate 175 faces top surfaces 105 of solar cell chips 90 and lands 180 of the top cover plate electrically contacts metal silicide contacts 125 of the solar cell chips.
- FIG. 6 is a schematic diagram of the circuit of the solar cell panel assembly of FIG. 4 .
- the anode of each solar cell 90 is connected to a land 180 and the cathodes of each solar cell chip 90 are connected to plate 160 .
- all the lands 180 are electrically connected together.
- FIGS. 3A , 3 B and 3 C are views of components of a solar cell panel according to a second embodiment of the present invention.
- FIGS. 3A , 3 B and 3 C illustrate an embodiment in which solar chips in each row are connected in parallel and each row is connected in series.
- a bottom cover plate 190 e.g., glass, quartz, plastic
- lands 195 comprises a material selected from the group consisting of Cu, Al, Mo, ZnO, ZnAlO and SnO.
- lands 195 comprises a TCM) examples of which were listed supra.
- lands 195 comprises a TCO examples of which were listed supra.
- Lands 195 may be formed by screen printing an electrically conductive paste, sputter deposition through a metal mask, by subtractive etch of a layer formed by sputter deposition, evaporation, CVD or plating, or by a damascene process. Lands 195 may be considered a bus bar, which has been formed on bottom cover plate 190 rather than on solar cell chips 90 .
- FIG. 3B a set 170 of solar cell chips 90 are arranged in an exemplary 4 by 4 array with all top surfaces 105 facing up.
- An N by M array of solar cell chips may be substituted to comply with the length and width of bottom cover plate 190 (see FIG.).
- electrically conductive clips 205 are positioned between each row of solar cell chips 90 . See FIG. 9 for a detailed drawing how chips 205 electrically interconnect solar cell chips 90 . Solar panel chips 90 do not touch each other.
- a top cover plate 210 (e.g., glass, quartz, plastic) has a set of parallel electrically conductive lands 215 formed on a bottom surface 220 of plate 210 .
- Lands 215 may comprise any of the materials discussed supra with respect to lands 195 of FIG. 3A .
- Lands 215 may be formed by screen printing an electrically conductive paste, sputter deposition through a metal mask, by subtractive etch of a layer formed by sputter deposition, evaporation, CVD or plating, or by a damascene process. Lands 215 may be considered a contact frame, which has been formed on bottom cover plate 220 rather than on solar cell chips 90 .
- FIG. 5 is a cross-sectional view through a solar cell panel after assembly of the components illustrated in FIGS. 3A , 3 B and 3 C.
- solar cell chips 90 have been placed between bottom cover plate 210 and top cover plate 190 to form a solar cell panel assembly 230 .
- Top surface 220 of bottom cover plate 210 faces bottom surfaces 110 of solar cell chips 90 and lands 215 of the bottom cover plate electrically contacts metal silicide contacts 130 of the solar cell chips.
- Bottom surface 200 of top cover plate 190 faces top surfaces 105 of solar cell chips 90 and lands 195 of the top cover plate electrically contacts metal silicide contacts 125 of the solar cell chips.
- Lands 195 and 215 are arranged parallel to each other.
- FIG. 7 is a schematic diagram of the circuit of the solar cell panel assembly of FIG. 5 .
- the anode of each solar cell 90 of any given row is connected to a land 195 and the cathodes of each solar cell chip 90 of any given row are connected to a land 215 .
- all the lands 195 are electrically connected together and lands 215 are electrically connected together.
- Clips 205 connect lands 215 to lands 195 of adjacent rows. While clips 205 contact the top surfaces of contacts 125 and 130 , alternatively clips 205 may contact the sides of contacts 125 and 130 .
- FIG. 8 is a schematic diagram of the circuit of a solar cell panel assembly with all solar cell chips connected in series.
- conductive lands 195 A (which are segmented versions of conductive lands 195 of FIG. 3A ) are connected by clips 205 to conductive lands 215 A (which are segmented versions of conductive lands 215 of FIG. 3C ).
- FIG. 9 is a detailed view of features of FIG. 7 .
- clip 205 electrically connects metal silicide contact 125 of a first solar panel chip to metal silicide contact 130 of a second and adjacent solar panel chip 90 .
- Solar panel chips 90 do not touch each other.
- Clips 205 are placed to contact regions of metal silicide contacts 125 and 130 so as not to interfere with the electrical connection between metal silicide contacts 125 and 130 and the layers and lands on the top and bottom cover plates (not shown in FIG. 9 ) in the solar cell panel assembly.
- a damascene process is one in which trenches are formed in a dielectric layer, an electrical conductor of sufficient thickness to fill the trenches is deposited on a top surface of the dielectric and in the trenches, and a chemical-mechanical-polish (CMP) process is performed to remove excess conductor and male the surface of the conductor co-planar with the surface of the dielectric layer to form damascene lands.
- CMP chemical-mechanical-polish
- a photolithographic process is one in which a photoresist is applied to a surface to form a photoresist layer, the photoresist layer exposed to actinic radiation through a patterned photomask and the exposed photoresist layer developed to form a patterned photoresist layer. After further processing (e.g., an etch), the patterned photoresist is removed.
- the photoresist layer may optionally be baked at one or more of prior to exposure to actinic radiation, between exposure to actinic radiation and development, after development.
- FIGS. 10A , 10 B, 10 C and 10 D are cross-sectional views illustrated a method of forming a top cover plate according to embodiments of the present invention.
- a top cover plate 235 has a top surface 240 .
- V-groove trenches 245 are formed in bottom cover plate 240 adjacent to top surface 240 .
- V-groove trenches 245 are formed by mechanical means such scoring or grinding.
- a layer 255 of an electrically conductive material e.g., metal, electrically conductive oxide, TCM or TCO
- a CMP is performed to form lands 250 .
- Lands 250 each have a triangular cross section having a base side 260 and two adjacent sides. Base sides 260 are coplanar with bottom surface 240 of top cover plate 235 . An apex of each of lands 250 formed by the intersection of the adjacent sides and is embedded in top cover plate 235 . In FIG. 10D , an optional recess process has been performed to form a new bottom surface 240 A of top cover plate 235 recessed below base sides 260 of lands 250 .
- FIG. 11 is a cross-sectional view of a solar cell panel assembled using the top cover plate of FIG. 10D .
- lands 250 contact metal silicide contacts 125 of solar cell chips 90 . Because of the V-shape of lands 250 , shadowing of light incident at angles of greater than 0° by lands 250 is reduced or eliminated.
- FIG. 12 is a cross-sectional view illustrating encapsulation of a solar cell panel according to any of the embodiments of the present invention.
- a solar cell panel 265 includes a stack comprising a lower cover plate 270 (e.g., plate 175 of FIG. 2C or plate 220 of FIG. 3C ), solar cell chips 90 and a top cover plate 275 (e.g. plate 165 of FIG. 2A or plate 200 of FIG. 3A ).
- An optional ARC 280 has been applied to a top surface 285 of top cover plate 275 .
- An encapsulant 290 seals the edges of top and bottom plates 270 and 275 together and hermetically seals solar cell chips 90 as well.
- Wires 295 extending through encapsulant 290 are connected to solar cell chips 90 as described supra. One of wires 295 is connected to the anodes and one of wires 295 is connected to the cathodes of solar cell chips 90 .
- FIG. 13 is a flowchart illustrating the fabrication steps for fabricating solar cell panels according to embodiments of the present invention.
- solar cell chips as described supra are fabricated or otherwise obtained.
- top and bottom cover plates are cleaned.
- top conductors e.g., lands
- bottom conductors e.g., lands or a layer
- an optional ARC is applied to the top cover plate on the surface opposite from that having the lands. The order of steps 315 and 320 may be reversed.
- step 325 solar cell chips are placed on the top surface of the bottom cover plate (alternatively on the bottom of the top cover plate).
- step 330 lead wires and optional serial clips are put in position.
- step 335 the top cover plate (alternatively the bottom cover plate) is placed on the solar cell chips to form a solar cell panel assembly.
- step 340 the solar cell panel assembly is encapsulated to form a completed solar cell panel and in step 345 the completed solar cell panel is tested.
Abstract
A solar cell panel and method of forming a solar cell panel. The method includes a: forming an electrically conductive bus bar on a top surface of a bottom cover plate; forming an electrically conductive contact frame proximate to a bottom surface of a top cover plate, the top cover plate transparent to visible light; and placing an array of rows and columns of solar cell chips between the bottom cover plate and the top cover plate, each solar cell chip of the array of solar cell chips comprising an anode adjacent to a top surface and a cathode adjacent to a bottom surface of the solar cell chip, the bus bar electrically contacting each anode of each solar cell chip of the array of solar cell chips and the contact frame contacting each anode of each solar cell chip of the array of solar cell chips.
Description
- The present invention relates to the field of solar cell panels; more specifically, it relates to solar cell panels and methods of fabricating solar cell panels.
- Solar cell panels require many steps to fabricate and it is relatively expensive for a manufacturer to supply more than a few voltage/current combination solar cell panels. Accordingly, the industry would welcome reductions in solar cell panel fabrication costs and increased solar cell panel fabrication flexibility. Therefore there exists a need in the art to mitigate the deficiencies and limitations described hereinabove.
- A first aspect of the present invention is a structure, comprising: a bottom cover plate having an electrically conductive bus bar on a top surface of the bottom cover plate; a top cover plate having an electrically conductive contact frame proximate to a bottom surface of the top cover plate, the top cover plate transparent to visible light; and an array of rows and columns of solar cell chips between the bottom cover plate and the top cover plate, each solar cell chip of the array of solar cell chips comprising an anode adjacent to a top surface and a cathode adjacent to a bottom surface of the solar cell chip, the bus bar electrically contacting each anode of each solar cell chip of the array of solar cell chips and the contact frame contacting each anode of each solar cell chip of the array of solar cell chips.
- A second aspect of the present invention is a method, comprising: forming an electrically conductive bus bar on a top surface of a bottom cover plate; forming an electrically conductive contact frame proximate to a bottom surface of a top cover plate, the top cover plate transparent to visible light; and placing an array of rows and columns of solar cell chips between the bottom cover plate and the top cover plate, each solar cell chip of the array of solar cell chips comprising an anode adjacent to a top surface and a cathode adjacent to a bottom surface of the solar cell chip, the bus bar electrically contacting each anode of each solar cell chip of the array of solar cell chips and the contact frame contacting each anode of each solar cell chip of the array of solar cell chips.
- The features of the invention are set forth in the appended claims. The invention itself, however, will be best understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:
-
FIG. 1A is a cross-sectional view throughline 1A-1A ofFIGS. 1B and 1C , whereinFIG. 1B is a top view andFIG. 1C is a bottom view of an exemplarily solar cell chip according to the present invention; -
FIGS. 2A , 2B and 2C are views of components of a solar cell panel according to a first embodiment of the present invention; -
FIGS. 3A , 3B and 3C are views of components of a solar cell panel according to a second embodiment of the present invention; -
FIG. 4 is a cross-sectional view through a solar cell panel after assembly of the components illustrated inFIGS. 2A , 2B and 2C; -
FIG. 5 is a cross-sectional view through a solar cell panel after assembly of the components illustrated inFIGS. 3A , 3B and 3C; -
FIG. 6 is a schematic diagram of the circuit of the solar cell panel assembly ofFIG. 4 are assembly; -
FIG. 7 is a schematic diagram of the circuit of the solar cell panel assembly ofFIG. 5 are assembly; -
FIG. 8 is a schematic diagram of the circuit of a solar cell panel assembly with all solar cell chips connected in series; -
FIG. 9 is a detailed view of features ofFIG. 7 ; -
FIGS. 10A , 10B, 10C and 10D are cross-sectional views illustrated a method of forming a top cover plate according to embodiments of the present invention; -
FIG. 11 is a cross-sectional view of a solar cell panel assembled using the top cover plate ofFIG. 10D ; -
FIG. 12 is a cross-sectional view illustrating encapsulation of a solar cell panel according to any of the embodiments of the present invention; and -
FIG. 13 is a flowchart illustrating the fabrication steps for fabricating solar cell panels according to embodiments of the present invention. -
FIG. 1A is a cross-sectional view throughline 1A-1A ofFIGS. 1B and 1C , whereinFIG. 1B is a top view andFIG. 1C is a bottom view of an exemplarily solar cell chip according to the present invention. InFIG. 1A , asolar cell chip 90 is formed from asilicon substrate 100 having atop surface 105 and abottom surface 110. Formed insubstrate 100 adjacent totop surface 110 is a P-type dopedregion 115 and formed insubstrate 100 adjacent tobottom surface 110 is an N-type dopedregion 120. An optionalmetal silicide contact 125 is formed to P-type dopedregion 115 and an optionalmetal silicide contact 130 is formed to N-type dopedregion 120. P-type dopedregion 115 is the anode (or anode layer) and N-type dopedregion 110 is the cathode (or cathode layer) of a PIN (P-doped/Intrinsic/N-doped) diode comprising P-dopedregion 125, N-doped region 130 and that region ofsubstrate 100 between the N and P doped regions.Substrate 100 may be intrinsic (i.e., undoped) but also may be doped P-type to a doping level less than that of P-dopedregion 115. An optional topdielectric passivation layer 132 may be formed ontop surface 105 wheretop surface 105 is not covered bymetal silicide contact 125. An optional dielectric antireflective coating (ARC) 133 may be formed ontop passivation layer 132 if present or ontop surface 105 wheretop surface 105 is not covered bymetal silicide contact 125 if there is no top passivation layer. An optional bottomdielectric passivation layer 134 may be formed onbottom surface 110 wherebottom surface 110 is not covered bymetal silicide contact 130. If there is nometal silicide contact 125 and there is apassivation layer 132 and/or anantireflective coating 133, an equivalent (to metal silicide contact 125) area of P-dopedregion 115 is left uncovered bypassivation layer 132 and/or anantireflective coating 133. If there is nometal silicide contact 130 and there is a passivation layer 1, an equivalent (to metal silicide contact 130) area of N-dopedregion 120 is left uncovered bypassivation layer 134. - In
FIG. 1B , it can be seen thatsilicide contact 125 comprises aperipheral region 135 adjacent to aperimeter 137 ofsolar cell chip 90, the peripheral region havingintegral fingers 140 extending fromperipheral region 135 toward the interior ofsubstrate 100 alongsurface 105. The geometric shape of the footprint ofsilicide contact 125 as illustrated inFIG. 1B is exemplary and other shapes (e.g., without fingers or having fingers on all four sides instead of two as illustrated) may be substituted. - In
FIG. 1C , it can be seen thatsilicide contact 130 comprises aperipheral region 145 adjacent to a anedge 147 ofsolar cell chip 90 havingintegral fingers 150 extending fromedge 147 acrosstop surface 105 ofsubstrate 100 to aside 157opposite side 147. The geometric shape of the footprint ofsilicide contact 130 as illustrated inFIG. 1C is exemplary and other shapes (e.g., without fingers, a ring alongperimeter 137 or as a ring having fingers) may be substituted. - While illustrated as rectangular in
FIGS. 1B and 1C ,solar cell chip 90 may be square. In one example,solar cell chip 90 has a top surface (105) area of between about 25 mm2 and about 400 mm2. Solar cell chips according to the embodiments of the present invention do not include bus bars or contact frames. Sincemetal silicide contacts metal silicide contacts region 115 or N-dopedregion 120 instead. -
FIGS. 2A , 2B and 2C are views of components of a solar cell panel according to a first embodiment of the present invention.FIGS. 2A , 2B and 2C illustrate an embodiment in which all solar cell chips of a solar cell panel are connected in parallel. InFIG. 2A , a bottom cover plate 155 (e.g., glass, quartz, plastic) has an electricallyconductive plate 160 formed on atop surface 165 ofplate 155. In one example,plate 160 comprises a material selected from the group consisting of copper (Cu), aluminum (Al), molybdenum (Mo), zinc oxide (ZnO), zinc-aluminum oxide (ZnAlO) and tin oxide (SnO). In one example,plate 160 comprises a transparent (e.g., to visible light) conducting material (TCM) examples of which include ZnO and ZnAlO. In one example,plate 160 comprises a transparent (e.g., to visible light) conducting oxide (TCO) examples of which include ZnO and ZnAlO.Plate 160 may be formed by screen printing an electrically conductive paste, evaporation, sputter deposition, chemical-vapor-deposition (CVD) or plating onto a thin seed layer formed by evaporation or sputter deposition.Plate 160 may be considered a bus bar, which has been formed onbottom cover plate 155 rather than on solar cell chips 90. Normally bus bars are formed directly on solar cell chips causing shadowing of about 2% of the incident light. - In
FIG. 2B aset 170 ofsolar cell chips 90 are arranged in an exemplary 4 by 4 array with alltop surfaces 105 facing up. An N by M array of solar cell chips may be substituted to comply with the length and width of bottom cover plate 155 (seeFIG. 2A ) where N and M are both independently integers greater or equal to 1. Solar panel chips 90 do not touch each other. - In
FIG. 2C , a top cover plate 175 (e.g., glass, quartz, plastic) has a set of parallel electricallyconductive lands 180 formed on abottom surface 185 ofplate 175.Lands 180 may comprise any of the materials discussed supra with respect toplate 160 ofFIG. 2A .Lands 180 may be formed by screen printing an electrically conductive paste, sputter deposition through a metal mask, by subtractive etch of a layer formed by sputter deposition, evaporation, CVD or plating, or by a damascene process. A damascene process is described infra.Lands 180 may be considered a contact frame, which has been formed onbottom cover plate 175 rather than on solar cell chips 90. Normally contact frames are formed directly on solar cell chips. - Alternatively, plate 160 (see
FIG. 2A ) may be replaced by a series of parallel electrically conductive lands running orthogonal to lands 180 (seeFIG. 2C ) in which case provision for connecting each land (those replacing plate 160) in parallel is made. - Turning to
FIG. 4 ,FIG. 4 is a cross-sectional view through a solar cell panel after assembly of the components illustrated inFIGS. 2A , 2B and 2C. InFIG. 4 , only onesolar cell chip 90 of theset 170 ofsolar cell chips 90 ofFIG. 2B are illustrated. InFIG. 4 ,solar cell chips 90 have been placed betweenbottom cover plate 155 andtop cover plate 175 to form a solarcell panel assembly 225.Top surface 165 ofbottom cover plate 155 facesbottom surfaces 110 ofsolar cell chips 90 andplate 160 of the bottom cover plate electrically contactsmetal silicide contacts 130 of the solar cell chips.Bottom surface 185 oftop cover plate 175 facestop surfaces 105 ofsolar cell chips 90 and lands 180 of the top cover plate electrically contactsmetal silicide contacts 125 of the solar cell chips. - Turning to
FIG. 6 ,FIG. 6 is a schematic diagram of the circuit of the solar cell panel assembly ofFIG. 4 . InFIG. 6 , it can be see that the anode of eachsolar cell 90 is connected to aland 180 and the cathodes of eachsolar cell chip 90 are connected to plate 160. There is oneland 180 for each row of solar cell chips 90. In a completed solar cell panel, all thelands 180 are electrically connected together. - Turning to
FIGS. 3A , 3B and 3C,FIGS. 3A , 3B and 3C are views of components of a solar cell panel according to a second embodiment of the present invention.FIGS. 3A , 3B and 3C illustrate an embodiment in which solar chips in each row are connected in parallel and each row is connected in series. InFIG. 3A , a bottom cover plate 190 (e.g., glass, quartz, plastic) has an electricallyconductive lands 195 formed on atop surface 200 ofplate 190. In one example, lands 195 comprises a material selected from the group consisting of Cu, Al, Mo, ZnO, ZnAlO and SnO. In one example, lands 195 comprises a TCM) examples of which were listed supra. In one example, lands 195 comprises a TCO examples of which were listed supra.Lands 195 may be formed by screen printing an electrically conductive paste, sputter deposition through a metal mask, by subtractive etch of a layer formed by sputter deposition, evaporation, CVD or plating, or by a damascene process.Lands 195 may be considered a bus bar, which has been formed onbottom cover plate 190 rather than on solar cell chips 90. - In
FIG. 3B aset 170 ofsolar cell chips 90 are arranged in an exemplary 4 by 4 array with alltop surfaces 105 facing up. An N by M array of solar cell chips may be substituted to comply with the length and width of bottom cover plate 190 (see FIG.). InFIG. 205 , electricallyconductive clips 205 are positioned between each row of solar cell chips 90. SeeFIG. 9 for a detailed drawing howchips 205 electrically interconnect solar cell chips 90. Solar panel chips 90 do not touch each other. - In
FIG. 3C , a top cover plate 210 (e.g., glass, quartz, plastic) has a set of parallel electricallyconductive lands 215 formed on abottom surface 220 ofplate 210.Lands 215 may comprise any of the materials discussed supra with respect tolands 195 ofFIG. 3A .Lands 215 may be formed by screen printing an electrically conductive paste, sputter deposition through a metal mask, by subtractive etch of a layer formed by sputter deposition, evaporation, CVD or plating, or by a damascene process.Lands 215 may be considered a contact frame, which has been formed onbottom cover plate 220 rather than on solar cell chips 90. - Turning to
FIG. 5 ,FIG. 5 is a cross-sectional view through a solar cell panel after assembly of the components illustrated inFIGS. 3A , 3B and 3C. InFIG. 5 , only onesolar cell chip 90 of theset 170 of solar cell chips ofFIG. 3B are illustrated. InFIG. 5 ,solar cell chips 90 have been placed betweenbottom cover plate 210 andtop cover plate 190 to form a solarcell panel assembly 230.Top surface 220 ofbottom cover plate 210 facesbottom surfaces 110 ofsolar cell chips 90 and lands 215 of the bottom cover plate electrically contactsmetal silicide contacts 130 of the solar cell chips.Bottom surface 200 oftop cover plate 190 facestop surfaces 105 ofsolar cell chips 90 and lands 195 of the top cover plate electrically contactsmetal silicide contacts 125 of the solar cell chips.Lands - Turning to
FIG. 7 ,FIG. 7 is a schematic diagram of the circuit of the solar cell panel assembly ofFIG. 5 . InFIG. 7 , it can be see that the anode of eachsolar cell 90 of any given row is connected to aland 195 and the cathodes of eachsolar cell chip 90 of any given row are connected to aland 215. There is arespective land 195 for each row ofsolar cell chips 90 and arespective land 215 for each row ofsolar chips 90. In a completed solar cell panel, all thelands 195 are electrically connected together and lands 215 are electrically connected together.Clips 205 connectlands 215 tolands 195 of adjacent rows. Whileclips 205 contact the top surfaces ofcontacts contacts -
FIG. 8 is a schematic diagram of the circuit of a solar cell panel assembly with all solar cell chips connected in series. InFIG. 8 ,conductive lands 195A (which are segmented versions ofconductive lands 195 ofFIG. 3A ) are connected byclips 205 to conductive lands 215A (which are segmented versions ofconductive lands 215 ofFIG. 3C ). -
FIG. 9 is a detailed view of features ofFIG. 7 . InFIG. 9 ,clip 205 electrically connectsmetal silicide contact 125 of a first solar panel chip tometal silicide contact 130 of a second and adjacentsolar panel chip 90. Solar panel chips 90 do not touch each other.Clips 205 are placed to contact regions ofmetal silicide contacts metal silicide contacts FIG. 9 ) in the solar cell panel assembly. - A damascene process is one in which trenches are formed in a dielectric layer, an electrical conductor of sufficient thickness to fill the trenches is deposited on a top surface of the dielectric and in the trenches, and a chemical-mechanical-polish (CMP) process is performed to remove excess conductor and male the surface of the conductor co-planar with the surface of the dielectric layer to form damascene lands. Most commonly when trenches are formed by a photolithography/reactive ion etch process, the trenches are essentially rectangular or trapezoidal in cross-section.
- A photolithographic process is one in which a photoresist is applied to a surface to form a photoresist layer, the photoresist layer exposed to actinic radiation through a patterned photomask and the exposed photoresist layer developed to form a patterned photoresist layer. After further processing (e.g., an etch), the patterned photoresist is removed. The photoresist layer may optionally be baked at one or more of prior to exposure to actinic radiation, between exposure to actinic radiation and development, after development.
-
FIGS. 10A , 10B, 10C and 10D are cross-sectional views illustrated a method of forming a top cover plate according to embodiments of the present invention. InFIG. 10A atop cover plate 235 has atop surface 240. V-groove trenches 245 are formed inbottom cover plate 240 adjacent totop surface 240. In one example, V-groove trenches 245 are formed by mechanical means such scoring or grinding. InFIG. 10B , alayer 255 of an electrically conductive material (e.g., metal, electrically conductive oxide, TCM or TCO) is formed onbottom surface 240, fillinggroves 245. InFIG. 10C , a CMP is performed to form lands 250.Lands 250 each have a triangular cross section having abase side 260 and two adjacent sides. Base sides 260 are coplanar withbottom surface 240 oftop cover plate 235. An apex of each oflands 250 formed by the intersection of the adjacent sides and is embedded intop cover plate 235. InFIG. 10D , an optional recess process has been performed to form a newbottom surface 240A oftop cover plate 235 recessed below base sides 260 oflands 250. -
FIG. 11 is a cross-sectional view of a solar cell panel assembled using the top cover plate ofFIG. 10D . InFIG. 11 lands 250 contactmetal silicide contacts 125 of solar cell chips 90. Because of the V-shape oflands 250, shadowing of light incident at angles of greater than 0° bylands 250 is reduced or eliminated. -
FIG. 12 is a cross-sectional view illustrating encapsulation of a solar cell panel according to any of the embodiments of the present invention. InFIG. 12 , asolar cell panel 265 includes a stack comprising a lower cover plate 270 (e.g.,plate 175 ofFIG. 2C orplate 220 ofFIG. 3C ),solar cell chips 90 and a top cover plate 275 (e.g. plate 165 ofFIG. 2A orplate 200 ofFIG. 3A ). Anoptional ARC 280 has been applied to atop surface 285 oftop cover plate 275. An encapsulant 290 seals the edges of top andbottom plates solar cell chips 90 as well.Wires 295 extending throughencapsulant 290 are connected tosolar cell chips 90 as described supra. One ofwires 295 is connected to the anodes and one ofwires 295 is connected to the cathodes of solar cell chips 90. -
FIG. 13 is a flowchart illustrating the fabrication steps for fabricating solar cell panels according to embodiments of the present invention. InFIG. 300 , solar cell chips as described supra are fabricated or otherwise obtained. Instep 305, top and bottom cover plates are cleaned. Instep 310, top conductors (e.g., lands) are formed on a surface of the top cover plate. Instep 315, bottom conductors (e.g., lands or a layer) are formed on a surface of the bottom cover plate. Instep 320, an optional ARC is applied to the top cover plate on the surface opposite from that having the lands. The order ofsteps step 325, solar cell chips are placed on the top surface of the bottom cover plate (alternatively on the bottom of the top cover plate). Instep 330, lead wires and optional serial clips are put in position. Instep 335, the top cover plate (alternatively the bottom cover plate) is placed on the solar cell chips to form a solar cell panel assembly. Instep 340, the solar cell panel assembly is encapsulated to form a completed solar cell panel and instep 345 the completed solar cell panel is tested. - Thus the embodiments of the present invention, by forming metal wires on the glass overlay panels using fabrication techniques that allow selection of predefined voltage/current combination, mitigate the deficiencies and limitations described supra.
- The description of the embodiments of the present invention is given above for the understanding of the present invention. It will be understood that the invention is not limited to the particular embodiments described herein, but is capable of various modifications, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, it is intended that the following claims cover all such modifications and changes as fall within the true spirit and scope of the invention.
Claims (20)
1. A structure, comprising:
a bottom cover plate having an electrically conductive bus bar on a top surface of said bottom cover plate;
a top cover plate having an electrically conductive contact frame proximate to a bottom surface of said top cover plate, said top cover plate transparent to visible light; and
an array of rows and columns of solar cell chips between said bottom cover plate and said top cover plate, each solar cell chip of said array of solar cell chips comprising an anode adjacent to a top surface and a cathode adjacent to a bottom surface of the solar cell chip, said bus bar electrically contacting each anode of each solar cell chip of said array of solar cell chips and said contact frame contacting each anode of each solar cell chip of said array of solar cell chips.
2. The structure of claim 1 , wherein said top surface of said bottom cover plate is facing said bottom surfaces of each solar cell chip of said array of solar cell chips and said bottom surface of said top cover plate is facing said top surfaces of each solar cell chip of said array of solar cell chips.
3. The structure of claim 1 , further including:
an encapsulant formed along all edges of said top and bottom cover plates, said encapsulant hermetically sealing said array of solar cell chips between said top and bottom cover plates.
4. The structure of claim 1 :
wherein said bus bur comprises a single plate contacting all cathodes of all solar cell chips of said array of solar cell chips and said contact frame comprises a set of parallel lands, anodes of all solar cell chips of a row of solar cell chips interconnected by a respective land of said set of lands.
5. The structure of claim 1 :
wherein said bus bur comprises a first set of parallel lands, cathodes of all solar cell chips of a row of solar cell chips interconnected by a respective land of said first set of lands;
wherein said contact frame comprises a second set of parallel lands, anodes all solar cell chips of a same row of solar cell chips interconnected by a respective land of said set of second lands, said first set of parallel lands and said second set of parallel lands mutually parallel; and
further including electrically conductive clips electrically connecting lands of said first set of lands to lands of said second set of lands between adjacent rows of solar cell chips.
6. The structure of claim 1 , further including (i) an antireflective coating on said top surfaces of each solar cell chip of said array of solar cell chips, (ii) an antireflective coating on a top surface of said top cover plate or (iii) an antireflective coating on said top surfaces of each solar cell chip of said array of solar cell chips and an antireflective coating on a top surface of said top cover plate.
7. The structure of claim 1 , wherein said contact frame is transparent to visible light.
8. The structure of claim 1 , wherein said contact frame extends into said top cover plate.
9. The structure of claim 8 , wherein said contact frame has a triangular cross-section having a base side and two adjacent sides, said base side of said contact frame exposed in said bottom surface of said top cover plate, an apex of said contact frame formed by the intersection of said adjacent sides embedded in said top cover plate.
10. The structure of claim 1 , wherein said contact frame is formed on said bottom surface of said top cover plate.
11. A method, comprising:
forming an electrically conductive bus bar on a top surface of a bottom cover plate;
forming an electrically conductive contact frame proximate to a bottom surface of a top cover plate, said top cover plate transparent to visible light; and
placing an array of rows and columns of solar cell chips between said bottom cover plate and said top cover plate, each solar cell chip of said array of solar cell chips comprising an anode adjacent to a top surface and a cathode adjacent to a bottom surface of the solar cell chip, said bus bar electrically contacting each anode of each solar cell chip of said array of solar cell chips and said contact frame contacting each anode of each solar cell chip of said array of solar cell chips.
12. The method of claim 11 , wherein said top surface of said bottom cover plate is facing said bottom surfaces of each solar cell chip of said array of solar cell chips and said bottom surface of said top cover plate is facing said top surfaces of each solar cell chip of said array of solar cell chips.
13. The method of claim 11 , further including:
encapsulating all edges of said top and bottom cover plates and hermetically sealing said array of solar cell chips between said top and bottom cover plates.
14. The method of claim 11 :
wherein said bus bur comprises a single plate contacting all cathodes of all solar cell chips of said array of solar cell chips and said contact frame comprises a set of parallel lands, anodes of all solar cell chips of a row of solar cell chips interconnected by a respective land of said set of lands.
15. The method of claim 11 :
wherein said bus bur comprises a first set of parallel lands, cathodes of all solar cell chips of a row of solar cell chips interconnected by a respective land of said first set of lands;
wherein said contact frame comprises a second set of parallel lands, anodes all solar cell chips of a same row of solar cell chips interconnected by a respective land of said set of second lands, said first set of parallel lands and said second set of parallel lands mutually parallel; and
further including placing electrically conductive clips to electrically connect lands of said first set of lands to lands of said second set of lands between adjacent rows of solar cell chips.
16. The method of claim 11 , further including (i) forming an antireflective coating on said top surfaces of each solar cell chip of said array of solar cell chips, (ii) forming an antireflective coating on a top surface of said top cover plate or (iii) forming an antireflective coating on said top surfaces of each solar cell chip of said array of solar cell chips and forming an antireflective coating on a top surface of said top cover plate.
17. The method of claim 11 , wherein said contact frame is transparent to visible light.
18. The method of claim 11 , wherein forming said contact frame comprises:
forming trenches in said top cover plate, said grooves open to said bottom surface of said top cover plate;
forming a layer of electrically conductive material on said bottom surface of top cover plate; said electrically conductive material filling said trenches; and
removing said electrically conductive material from said bottom surface of said top cover plate, said electrically conductive material remaining in said trenches.
19. The method of claim 18 , wherein said trenches are triangular grooves and said contact frame has a triangular cross-section having a base side and two adjacent sides, said base side of said contact frame exposed in said bottom surface of said top cover plate, an apex of said contact frame formed by the intersection of said adjacent sides embedded in said top cover plate.
20. The method of claim 11 , wherein said contact frame is formed on said bottom surface of said top cover plate.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/189,839 US20100037933A1 (en) | 2008-08-12 | 2008-08-12 | Solar cell panels and method of fabricating same |
US12/849,555 US9583658B2 (en) | 2008-08-12 | 2010-08-03 | Solar cell panels and method of fabricating same |
US15/402,390 US10693025B2 (en) | 2008-08-12 | 2017-01-10 | Solar cell panels and method of fabricating same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/189,839 US20100037933A1 (en) | 2008-08-12 | 2008-08-12 | Solar cell panels and method of fabricating same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/849,555 Division US9583658B2 (en) | 2008-08-12 | 2010-08-03 | Solar cell panels and method of fabricating same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100037933A1 true US20100037933A1 (en) | 2010-02-18 |
Family
ID=41680411
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/189,839 Abandoned US20100037933A1 (en) | 2008-08-12 | 2008-08-12 | Solar cell panels and method of fabricating same |
US12/849,555 Expired - Fee Related US9583658B2 (en) | 2008-08-12 | 2010-08-03 | Solar cell panels and method of fabricating same |
US15/402,390 Active 2029-05-12 US10693025B2 (en) | 2008-08-12 | 2017-01-10 | Solar cell panels and method of fabricating same |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/849,555 Expired - Fee Related US9583658B2 (en) | 2008-08-12 | 2010-08-03 | Solar cell panels and method of fabricating same |
US15/402,390 Active 2029-05-12 US10693025B2 (en) | 2008-08-12 | 2017-01-10 | Solar cell panels and method of fabricating same |
Country Status (1)
Country | Link |
---|---|
US (3) | US20100037933A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100037939A1 (en) * | 2008-08-12 | 2010-02-18 | Hans-Juergen Eickelmann | Methods of fabricating solar cell chips |
US20110008928A1 (en) * | 2009-07-13 | 2011-01-13 | Wuxi Suntech Power Co., Ltd. | Method for etching a see-through thin film solar module |
US20120024368A1 (en) * | 2009-01-30 | 2012-02-02 | Renewable Energy Corporation Asa | Back contacting and interconnection of two solar cells |
WO2012031100A1 (en) * | 2010-09-02 | 2012-03-08 | First Solar, Inc. | Solar module with light-transmissive edge seal |
US20140232004A1 (en) * | 2013-02-18 | 2014-08-21 | Mitsubishi Electric Corporation | Semiconductor device |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8927857B2 (en) | 2011-02-28 | 2015-01-06 | International Business Machines Corporation | Silicon: hydrogen photovoltaic devices, such as solar cells, having reduced light induced degradation and method of making such devices |
FR2978616B1 (en) | 2011-07-26 | 2014-03-21 | Soitec Silicon On Insulator | ACTIVE COOLING FOR CONCENTRATION PHOTOVOLTAIC CELL |
CN108321248A (en) * | 2017-12-22 | 2018-07-24 | 米亚索乐装备集成(福建)有限公司 | Flexible solar component bus bar laying apparatu |
FR3098757B1 (en) * | 2019-07-17 | 2021-10-22 | Idemia France | Method for manufacturing a two-dimensional color bar code and associated security device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3450568A (en) * | 1966-04-28 | 1969-06-17 | Textron Electronics Inc | Solar cell with wrap-around electrodes |
US3539883A (en) * | 1967-03-15 | 1970-11-10 | Ion Physics Corp | Antireflection coatings for semiconductor devices |
US4084985A (en) * | 1977-04-25 | 1978-04-18 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Method for producing solar energy panels by automation |
US4301592A (en) * | 1978-05-26 | 1981-11-24 | Hung Chang Lin | Method of fabricating semiconductor junction device employing separate metallization |
US4771017A (en) * | 1987-06-23 | 1988-09-13 | Spire Corporation | Patterning process |
US5476553A (en) * | 1994-02-18 | 1995-12-19 | Ase Americas, Inc. | Solar cell modules and method of making same |
US20020000561A1 (en) * | 2000-06-29 | 2002-01-03 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US20030006697A1 (en) * | 2001-07-09 | 2003-01-09 | Weaver Michael S. | Method for patterning devices |
US6784358B2 (en) * | 2002-11-08 | 2004-08-31 | The Boeing Co. | Solar cell structure utilizing an amorphous silicon discrete by-pass diode |
US20080014661A1 (en) * | 2006-07-11 | 2008-01-17 | Michael Haag | Method for the manufacture of solar panels and special transport carrier |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3966499A (en) * | 1972-10-11 | 1976-06-29 | The United States Of America As Represented By The Administrator, National Aeronautics And Space Administration | Solar cell grid patterns |
US4328390A (en) * | 1979-09-17 | 1982-05-04 | The University Of Delaware | Thin film photovoltaic cell |
EP0193830A3 (en) * | 1980-04-10 | 1986-10-01 | Massachusetts Institute Of Technology | Solar cell device incorporating plural constituent solar cells |
JPS59115576A (en) | 1982-12-22 | 1984-07-04 | Sharp Corp | Wiring method for solar battery |
JPS6296400A (en) * | 1985-10-23 | 1987-05-02 | Mitsubishi Metal Corp | Production of wafer |
EP0440869A1 (en) * | 1990-02-09 | 1991-08-14 | Bio-Photonics, Inc. | Photovoltaic element able to convert solar radiation into electric current and photoelectric battery |
JPH09153634A (en) | 1995-11-29 | 1997-06-10 | Sony Corp | Transparent substrate incorporating solar battery electrode, manufacture of the same and solar battery device |
US6515217B1 (en) | 2001-09-11 | 2003-02-04 | Eric Aylaian | Solar cell having a three-dimensional array of photovoltaic cells enclosed within an enclosure having reflective surfaces |
FR2831714B1 (en) * | 2001-10-30 | 2004-06-18 | Dgtec | ASSEMBLY OF PHOTOVOLTAIC CELLS |
US6688053B2 (en) * | 2002-06-27 | 2004-02-10 | Tyson Winarski | Double-pane window that generates solar-powered electricity |
US20050074898A1 (en) * | 2002-07-31 | 2005-04-07 | Caliper Technologies Corp. | High density reagent array preparation methods |
DE10239845C1 (en) * | 2002-08-29 | 2003-12-24 | Day4 Energy Inc | Electrode for photovoltaic cells, photovoltaic cell and photovoltaic module |
US7335835B2 (en) * | 2002-11-08 | 2008-02-26 | The Boeing Company | Solar cell structure with by-pass diode and wrapped front-side diode interconnection |
US7608534B2 (en) * | 2004-06-02 | 2009-10-27 | Analog Devices, Inc. | Interconnection of through-wafer vias using bridge structures |
CN100570905C (en) | 2005-03-16 | 2009-12-16 | 富士电机系统株式会社 | Make the method for solar module |
US7759158B2 (en) | 2005-03-22 | 2010-07-20 | Applied Materials, Inc. | Scalable photovoltaic cell and solar panel manufacturing with improved wiring |
US8962979B2 (en) * | 2005-06-07 | 2015-02-24 | Newsouth Innovations Pty Limited | Transparent conductors for silicon solar cells |
US8530737B2 (en) * | 2006-11-15 | 2013-09-10 | Solyndra Llc | Arrangement for securing elongated solar cells |
US8481357B2 (en) | 2008-03-08 | 2013-07-09 | Crystal Solar Incorporated | Thin film solar cell with ceramic handling layer |
-
2008
- 2008-08-12 US US12/189,839 patent/US20100037933A1/en not_active Abandoned
-
2010
- 2010-08-03 US US12/849,555 patent/US9583658B2/en not_active Expired - Fee Related
-
2017
- 2017-01-10 US US15/402,390 patent/US10693025B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3450568A (en) * | 1966-04-28 | 1969-06-17 | Textron Electronics Inc | Solar cell with wrap-around electrodes |
US3539883A (en) * | 1967-03-15 | 1970-11-10 | Ion Physics Corp | Antireflection coatings for semiconductor devices |
US4084985A (en) * | 1977-04-25 | 1978-04-18 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Method for producing solar energy panels by automation |
US4301592A (en) * | 1978-05-26 | 1981-11-24 | Hung Chang Lin | Method of fabricating semiconductor junction device employing separate metallization |
US4771017A (en) * | 1987-06-23 | 1988-09-13 | Spire Corporation | Patterning process |
US5476553A (en) * | 1994-02-18 | 1995-12-19 | Ase Americas, Inc. | Solar cell modules and method of making same |
US20020000561A1 (en) * | 2000-06-29 | 2002-01-03 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
US20030006697A1 (en) * | 2001-07-09 | 2003-01-09 | Weaver Michael S. | Method for patterning devices |
US6784358B2 (en) * | 2002-11-08 | 2004-08-31 | The Boeing Co. | Solar cell structure utilizing an amorphous silicon discrete by-pass diode |
US20080014661A1 (en) * | 2006-07-11 | 2008-01-17 | Michael Haag | Method for the manufacture of solar panels and special transport carrier |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100037939A1 (en) * | 2008-08-12 | 2010-02-18 | Hans-Juergen Eickelmann | Methods of fabricating solar cell chips |
US20100304519A1 (en) * | 2008-08-12 | 2010-12-02 | International Business Machines Corporation | Method of fabricating solar cell chips |
US7897434B2 (en) * | 2008-08-12 | 2011-03-01 | International Business Machines Corporation | Methods of fabricating solar cell chips |
US20120024368A1 (en) * | 2009-01-30 | 2012-02-02 | Renewable Energy Corporation Asa | Back contacting and interconnection of two solar cells |
US20110008928A1 (en) * | 2009-07-13 | 2011-01-13 | Wuxi Suntech Power Co., Ltd. | Method for etching a see-through thin film solar module |
US8105863B2 (en) * | 2009-07-13 | 2012-01-31 | Wuxi Suntech Power Co., Ltd. | Method for etching a see-through thin film solar module |
WO2012031100A1 (en) * | 2010-09-02 | 2012-03-08 | First Solar, Inc. | Solar module with light-transmissive edge seal |
CN103201853A (en) * | 2010-09-02 | 2013-07-10 | 第一太阳能有限公司 | Solar module with light-transmissive edge seal |
US20140232004A1 (en) * | 2013-02-18 | 2014-08-21 | Mitsubishi Electric Corporation | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20170133533A1 (en) | 2017-05-11 |
US20100297800A1 (en) | 2010-11-25 |
US9583658B2 (en) | 2017-02-28 |
US10693025B2 (en) | 2020-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10693025B2 (en) | Solar cell panels and method of fabricating same | |
US10741712B2 (en) | Photovoltaic module containing shingled photovoltaic tiles and fabrication processes thereof | |
US20110056545A1 (en) | Solar cell | |
US20120298175A1 (en) | Solar panel module and method for manufacturing such a solar panel module | |
US20100252109A1 (en) | Thin film type solar cell and method for manufacturing the same | |
US20130133729A1 (en) | Solar cell and manufacturing method thereof | |
KR20100021045A (en) | Thin film type solar cell and method for manufacturing the same | |
US9246028B2 (en) | Silicon solar cell manufacture | |
US20090288696A1 (en) | Non-linear solar cell module | |
US9087953B2 (en) | Solar cell module and method for manufacturing the same | |
JP7127042B2 (en) | PHOTOELECTRIC CONVERSION MODULE AND METHOD OF MANUFACTURING PHOTOELECTRIC CONVERSION MODULE | |
EP3516703B1 (en) | Thin film photovoltaic module | |
TW201442260A (en) | Solar cell and manufacturing method thereof | |
KR101425890B1 (en) | Thin film type Solar Cell and Method for manufacturing the same | |
US20110023933A1 (en) | Interconnection Schemes for Photovoltaic Cells | |
WO2020250262A1 (en) | Optimised solar cell, solar cell module and method of manufacturing thereof | |
KR20200088898A (en) | Thin film device having additional conductive line and method for manufacturing same | |
US20230006083A1 (en) | Method of manufacturing a photovoltaic device | |
KR101397159B1 (en) | Thin film type Solar Cell and Method for manufacturing the same | |
US9570637B2 (en) | Solar cell and manufacturing method of the same | |
TW201633553A (en) | Solar cell, solar cell module and manufacturing method thereof | |
CN106033782A (en) | Solar cell, solar cell module, and manufacturing method thereof | |
KR101788170B1 (en) | Solar cell and solar cell module | |
CN113054106A (en) | Series perovskite photoelectric element with blocking structure and manufacturing method thereof | |
WO2019044810A1 (en) | Solar cell module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION,NEW YO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOVEL, HAROLD JOHN;KRAUSE, RAINER KLAUS;SHAO, XIAOYAN;AND OTHERS;SIGNING DATES FROM 20080721 TO 20080804;REEL/FRAME:021370/0642 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |