US20100013083A1 - Semiconductor package and method of manufacturing the same - Google Patents

Semiconductor package and method of manufacturing the same Download PDF

Info

Publication number
US20100013083A1
US20100013083A1 US12/569,269 US56926909A US2010013083A1 US 20100013083 A1 US20100013083 A1 US 20100013083A1 US 56926909 A US56926909 A US 56926909A US 2010013083 A1 US2010013083 A1 US 2010013083A1
Authority
US
United States
Prior art keywords
finger
wire
semiconductor package
substrate
protrusion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/569,269
Inventor
Kyung-Man Kim
Sun-Mo Yang
Chang-Hoon Han
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US12/569,269 priority Critical patent/US20100013083A1/en
Publication of US20100013083A1 publication Critical patent/US20100013083A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45155Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48229Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/48479Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48647Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48655Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48744Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48747Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48755Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48817Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48824Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48844Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48847Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48855Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • H01L2224/78302Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/85051Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85417Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/85424Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85447Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85455Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0102Calcium [Ca]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]

Definitions

  • the present invention relates to a semiconductor package and a method of manufacturing a semiconductor package, and more particularly, a semiconductor package with bonding wires and a method of manufacturing the semiconductor package.
  • MCP multi-chip package
  • the number of wires, which electrically connect a chip pad that is on a semiconductor chip with a finger that is on a substrate have increased.
  • the finger, which is formed on the substrate needs to be relatively small, and thus, problems occur when the finger is bonded with the wires.
  • FIG. 1A is a cross-sectional view of a conventional semiconductor package.
  • a first semiconductor chip 30 _ 1 is adhered onto a substrate 10 using an adhesion layer 20 _ 1 .
  • a second semiconductor chip 30 _ 2 is adhered onto the first semiconductor chip 30 _ 1 using an adhesion layer 20 _ 2 .
  • a first wire 60 _ 1 is formed to electrically connect a first chip pad 31 _ 1 , which is on the first semiconductor chip 30 _ 1 , with a finger 11 , which is on the substrate 10 .
  • a protrusion 62 _ 1 is formed on one end of the first wire 60 _ 1 so as to be formed on the finger 11
  • a bump 64 _ 1 is formed on the other end of the first wire 60 _ 1 so as to be formed on the first chip pad 31 _ 1
  • a second wire 60 _ 2 is formed to electrically connect a second chip pad 31 _ 2 , which is on the second semiconductor chip 30 _ 2 , with the finger 11 , which is on the substrate 10 .
  • a protrusion 62 _ 2 is formed on one end of the second wire 60 _ 2 so as to be formed on the finger 11 , and a bump 64 _ 2 is formed on the other end of the second wire 60 _ 2 so as to be formed on the second chip pad 31 _ 2 .
  • FIG. 1B is a perspective view of protrusions 62 _ 2 and 62 _ 1 formed on the finger 11 of FIG. 1A
  • FIG. 1C is a cross-sectional view of the protrusions 62 _ 2 and 62 _ 1 taken along line X-X′ of FIG. 1B .
  • the protrusion 62 _ 1 which is formed on one end of the first wire 60 _ 1
  • the protrusion 62 _ 2 which is formed on one end of the second wire 60 _ 2
  • a protrusion is formed by applying a load to a protrusion ball formed around a tip of a capillary providing a wire onto the finger 11 .
  • the shape of an upper surface 11 a of the finger 11 is a quadrangle.
  • the width of the upper surface 11 a of the finger 11 measured along a short side is less than the diameter of each of the protrusions 62 _ 1 and 62 _ 2 .
  • the length of the upper surface 11 a of the finger 11 measured along a long side is greater than the diameter of each of the protrusions 62 _ 1 and 62 _ 2 . Accordingly, even if a load is applied to the protrusion ball, it is difficult for the protrusions 62 _ 1 and 62 _ 2 to be disposed below the upper surface of the finger 11 .
  • lateral surfaces 11 c of the finger 11 do not contact the protrusions 62 _ 1 and 62 _ 2 .
  • a protrusion formed on one end of a wire is bonded with a finger only at an upper surface of the finger, not the lateral surfaces of the finger.
  • an area of the upper surface of the finger needs to be small also. Accordingly, since an electrical contact area is reduced, an electrical resistance between the protrusion and the finger increases.
  • a bonding area is reduced, a wire may easily separate from the finger due to physical impact and thus, product defects may occur.
  • the present invention addresses these and other disadvantages of the conventional art.
  • the present invention provides a semiconductor package, which has an enlarged area on which a wire and a finger are bonded.
  • the present invention also provides a method of manufacturing the semiconductor package.
  • a semiconductor package comprising: a substrate including a finger; at least one semiconductor chip stacked on the substrate and including a chip pad; and a wire that electrically connects the finger with the chip pad, wherein one end of the wire is bonded with an upper surface and lateral surfaces of the finger.
  • FIG. 1A is a cross-sectional view of a conventional semiconductor package
  • FIG. 1B is a perspective view of protrusions formed on the finger of the conventional semiconductor package of FIG. 1A ;
  • FIG. 1C is a cross-sectional view of the protrusions taken along line X-X′ of FIG. 1B ;
  • FIG. 2A is a cross-sectional view of a semiconductor package according to an embodiment of the present invention.
  • FIG. 2B is a perspective view of a finger of the semiconductor package illustrated in FIG. 2A , according to an embodiment of the present invention
  • FIG. 2C is a cross-sectional view of a structure of the bonding of the finger and a protrusion in the semiconductor package illustrated in FIG. 2A , according to an embodiment of the present invention
  • FIG. 2D is a plan view of the structure of FIG. 2C , according to an embodiment of the present invention.
  • FIG. 3A is a cross-sectional view of a semiconductor package according to another embodiment of the present invention.
  • FIG. 3B is a partial cross-sectional view of a semiconductor package according to another embodiment of the present invention.
  • FIG. 3C is a partial cross-sectional view of a semiconductor package according to another embodiment of the present invention.
  • FIGS. 4A through 4F are cross-sectional views illustrating a method of manufacturing a semiconductor package, according to an embodiment of the present invention.
  • FIGS. 5A through 5D are cross-sectional views illustrating a method of forming a finger on a substrate, according to an embodiment of the present invention
  • FIGS. 6A through 6D are cross-sectional views illustrating a method of forming a finger on a substrate, according to another embodiment of the present invention.
  • FIG. 7A is a cross-sectional view of a protrusion ball formed around the tip of a capillary of a wire, according to an embodiment of the present invention.
  • FIG. 7B is a cross-sectional view of a protrusion formed by applying a load to a protrusion ball, according to an embodiment of the present invention.
  • relative terms such as “lower” or “bottom”, and “upper” or “top” may be used to describe a relationship between elements as illustrated in the drawings. These relative terms can be understood to include different directions in addition to the described directions illustrated in the drawings. For example, when elements are turned over in the drawings, elements described to be on lower surfaces of other elements are formed on upper surfaces of the other elements. Therefore, the term “lower” depends only on a predetermined direction and can include both “upper” and “lower” directions. Similarly, when a device is turned over in one of the drawings, elements which are described to be “below or beneath” some other elements are then “above” of the other elements. Accordingly, the term “below” can include both directions “above and below.”
  • FIG. 2A is a cross-sectional view of a semiconductor package according to an embodiment of the present invention.
  • FIG. 2B is a perspective view of a finger 111 of the semiconductor package illustrated in FIG. 2A .
  • FIG. 2C is a cross-sectional view of a structure of the bonding of the finger 111 and a protrusion 162 in the semiconductor package illustrated in FIG. 2A .
  • FIG. 2D is a plan view of the structure of FIG. 2C .
  • a semiconductor chip 130 is adhered onto a substrate 110 using an adhesion layer 120 .
  • a wire 160 is formed to electrically connect a chip pad 131 , which is on the semiconductor chip 130 , with a finger 111 , which is on the substrate 110 , wherein a protrusion 162 is formed on one end of the wire 160 so as to be formed on the finger 111 , and a bump 164 is formed on the other end of the wire 160 so as to be formed on the chip pad 131 .
  • the protrusion 162 is connected to an upper surface 111 a and lateral surfaces 111 c of the finger 111 in order to bond with the finger 111 .
  • the protrusion 162 is formed on one end of the wire 160 , the protrusion 162 is connected to the upper surface 111 a and the lateral surfaces 111 c of the finger 111 in order to bond with the finger 111 .
  • the wire 160 may be formed of at least one selected from the group consisting of Au, Cu, Ni and Al.
  • the finger 111 may be formed of at least one selected from the group consisting of Au, Cu, Ni and Al.
  • the shape of the upper surface 111 a of the finger 111 may be a polygon, in particular, a quadrangle whose sides have the same length, preferably, a square.
  • the present invention is not limited thereto, and as understood by one of ordinary skill in the art, the upper surface 111 a of the finger 111 may be a round or other shape in other embodiments of the present invention.
  • the width W 1 of the upper surface 111 a of the finger 111 is less than the diameter W 2 of the protrusion 162 , which is formed on one end of the wire 160 .
  • the maximum width of the upper surface 111 a of the finger 111 is less than the diameter W 2 of the protrusion 162 .
  • the lengths of the long sides as well as the short sides of the rectangle may be less than the diameter W 2 of the protrusion 162 .
  • the finger 111 may be formed so that the upper surface 111 a of the finger 111 may be within the lower surface 111 b of the finger 111 .
  • the finger 111 may be formed so that the upper surface 111 a of the finger 111 may correspond to the lower surface 111 b of the finger 111 .
  • FIG. 3A is a cross-sectional view illustrating a semiconductor package according to another embodiment of the present invention.
  • a first semiconductor chip 130 _ 1 is adhered onto a substrate 110 using an adhesion layer 120 _ 1 .
  • a second semiconductor chip 130 _ 2 is adhered onto the first semiconductor chip 130 _ 1 using an adhesion layer 120 _ 2 .
  • a first wire 160 _ 1 is formed to electrically connect a first chip pad 131 _ 1 , which is on the first semiconductor chip 130 _ 1 , with a first finger 111 _ 1 , which is on the substrate 110 , wherein a protrusion 162 _ 1 is formed on one end of the first wire 160 _ 1 so as to be formed on the first finger 111 _ 1 , and a bump 164 _ 1 is formed on the other end of the first wire 160 _ 1 so as to be formed on the first chip pad 131 _ 1 .
  • a second wire 160 _ 2 is formed to electrically connect a second chip pad 131 _ 2 , which is on the second semiconductor chip 130 _ 2 , with a second finger 111 2 , which is on the substrate 110 , wherein a protrusion 162 _ 2 is formed on one end of the second wire 160 _ 2 and on the second finger 111 _ 2 , and a bump 164 _ 2 is formed on the other end of the second wire 160 _ 2 and on the second chip pad 131 _ 2 .
  • wires 160 _ 1 and 160 _ 2 are formed in a plurality, and fingers 111 _ 1 and 111 _ 2 correspond to the wires 160 _ 1 and 160 _ 2 to be formed in the plurality.
  • the technical spirit of the finger 111 described in the FIGS. 2A through 2D similarly applies to each of the fingers 111 _ 1 and 111 _ 2 .
  • the protrusion 162 _ 1 formed on one end of the wire 160 _ 1 is bonded with an upper surface and a lateral surface of the finger 111 _ 1 corresponding to the protrusion 162 _ 1 .
  • the maximum width of the upper surface of the finger 111 _ 1 may be less than the diameter of the protrusion 162 _ 1 , and the upper surface of the finger 111 _ 1 may be within a lower surface of the finger 111 _ 1 .
  • FIG. 3B is a partial cross-sectional view illustrating a semiconductor package, according to another embodiment of the present invention.
  • a plurality of fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 are formed to correspond to wires which are formed in the plurality, wherein the fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 are sequentially connected to each other by a conductive bridge 115 formed on the substrate 110 .
  • the height of the bridge 115 may be smaller than that of each of the fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 .
  • the bridge 115 may be formed of at least one selected from the group consisting of Au, Cu, Ni and Al.
  • FIG. 3C is a partial cross-sectional view illustrating a semiconductor package according to another embodiment of the present invention.
  • the current embodiment of the present invention has a structure in which the boundaries between lateral surfaces of a plurality of fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 are sequentially connected without a bridge so that the fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 are electrically connected to each other.
  • the fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 are illustrated to be connected to each other at boundaries between lateral surfaces and lower surfaces of the fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 in FIG.
  • the pitch of the fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 may be small so that the fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 can be directly connected to each other on the lateral surfaces of the fingers 111 _ 1 , 111 _ 2 , 111 _ 3 and 111 _ 4 .
  • the technical spirit described in FIGS. 3A and 3B can be similarly applied to the current embodiment of the present invention with the exception of an electrical connection structure between fingers.
  • FIGS. 4A through 4F are cross-sectional views illustrating a method of manufacturing a semiconductor package, according to an embodiment of the present invention.
  • the substrate 110 including the fingers 111 _ 1 and 111 _ 2 is provided.
  • the bridge 115 is formed between the fingers 111 _ 1 and 111 _ 2 to electrically connect the fingers 111 _ 1 and 111 _ 2 to each other.
  • the bridge 115 is formed between the first and second fingers 111 _ 1 and 111 _ 2 to electrically connect them to each other.
  • At least one of semiconductor chips 130 _ 1 and 130 _ 2 are sequentially formed on the substrate 110 .
  • the first chip pad 131 _ 1 is formed on the first semiconductor chip 130 _ 1
  • the second chip pad 131 _ 2 is formed on the second semiconductor chip 130 _ 2 .
  • the first chip pad 131 _ 1 and/or the second chip pad 131 _ 2 may be formed before the semiconductor chips 130 _ 1 and 130 _ 2 are sequentially formed on the substrate 110 .
  • the first bump 164 _ 1 is formed on the first chip pad 131 _ 1 formed on the first semiconductor chip 130 _ 1 .
  • the first bump 164 _ 1 may be formed of the same material as that of a wire.
  • the first protrusion 162 _ 1 is formed on the first finger 111 _ 1 .
  • the first protrusion 162 _ 1 is formed in order to bond with an upper surface of the first finger 111 _ 1 and lateral surfaces of the first finger 111 _ 1 .
  • a wire bonding process is performed in order to form the first wire 160 _ 1 , which electrically connects the first protrusion 162 _ 1 with the first bump 164 _ 1 .
  • a capillary, with the first wire 160 _ 1 passing therethrough, moves in order to provide a conductive material, and as such, the first wire 160 _ 1 may be extended from the first protrusion 162 _ 1 to the first bump 164 _ 1 .
  • the capillary containing the first wire 160 _ 1 continually moves in order to provide a conductive material, and as such, the first wire 160 _ 1 may be extended from the bump 164 _ 1 to the first protrusion 162 _ 1 .
  • the first wire 160 _ 1 may be bonded to the bump 164 _ 1 first and then bonded to the first protrusion 162 _ 1 next, or the first wire 160 _ 1 may be bonded to the first protrusion 162 _ 1 first and then bonded to the bump 164 _ 1 next.
  • the second wire 160 _ 2 is formed using the same method as that of the first wire 160 _ 1 .
  • the first and second protrusions 162 _ 1 and 162 _ 2 and the first and second wires 160 _ 1 and 160 _ 2 may be formed of at least one selected from a group comprising Au, Cu, Ni and Al.
  • FIGS. 5A through 5D are cross-sectional views illustrating a method of forming the finger on the substrate 210 , according to an embodiment of the present invention.
  • a metal layer 220 is formed on the substrate 210 .
  • the metal layer 220 may be formed of at least one selected from the group consisting of Au, Cu, Ni and Al. Alternatively, the metal layer 220 may be formed using a plating process.
  • a dryfilm pattern 230 for covering a region on which the finger is to be disposed, is formed on the metal layer 220 .
  • a dryfilm is a passivation layer film for forming a lower pattern during etching.
  • the depositing of a material layer, and the exposing and etching for forming the dryfilm pattern 230 are well known to one of ordinary skill in the art, and thus, their description will be omitted.
  • the metal layer 220 is etched using the dryfilm pattern 230 as an etching mask to form a metal layer pattern 220 a .
  • a metal layer pattern 220 a may be narrower than a lower surface of the metal layer pattern 220 a , and thus, a sectional shape of the metal layer pattern 220 a may be a trapezoid.
  • the dryfilm pattern 230 is removed to complete a structure in which the metal layer pattern 220 a is formed on the substrate 210 such that metal layer pattern 220 a may be a finger.
  • the method of forming the finger according to the current embodiment of the present invention may further include forming a seed layer comprising copper on the substrate 210 prior to forming the metal layer 220 .
  • the seed layer may be etched to form a seed layer pattern using the dryfilm pattern 230 as an etching mask.
  • FIGS. 6A through 6D are cross-sectional views illustrating a method of forming a finger on a substrate, according to another embodiment of the present invention.
  • a dryfilm 330 is formed on a substrate 310 .
  • a dryfilm pattern 330 a for exposing a region on which a finger is to be disposed, is formed on the substrate 310 .
  • the region, on which the finger is to be disposed is plated with a metal layer pattern 340 .
  • a metal layer pattern 340 For example, after an upper surface of the substrate 310 that includes the dryfilm pattern 330 a is plated with a metal layer, an etch-back or polishing may be performed on the upper surface of the substrate 310 until the dryfilm pattern 330 a is exposed.
  • the metal layer pattern 340 is formed.
  • the metal layer pattern 340 may be formed of one selected from the group consisting of Au, Cu, Ni and Al.
  • the dryfilm pattern 330 a is removed to complete a structure in which the metal layer pattern 340 is formed on the substrate 310 such that the metal layer pattern 340 may be the finger on the substrate 310 .
  • the forming of the finger according to the current embodiment may further include a seed layer (not shown), which is formed of copper, on the substrate 310 .
  • a bridge which is conductive, connecting the fingers to each other may be formed.
  • the bridge formed on a substrate can be formed using a common method, which is well known to one of ordinary skill in the art, and thus, a method of forming the bridge will not be described.
  • FIG. 7A is a cross-sectional view illustrating a protrusion ball 161 , which is formed around a tip of a capillary 170 through which the wire 160 passes, according to an embodiment of the present invention.
  • FIG. 7B is a cross-sectional view illustrating a protrusion 162 formed by applying a load to the protrusion ball 161 , according to an embodiment of the present invention.
  • the protrusion ball 161 is disposed around the tip of the capillary 170 through which the wire 160 passes.
  • the protrusion ball 161 may have a spherical shape, and may be formed of the same material as that of the wire 160 .
  • a load is applied to the protrusion ball 161 in order to form the protrusion 162 on one end of the wire 160 .
  • the diameter “WD” of the wire 160 is determined according to the hole size “H” of the capillary 170 .
  • the size and the shape of the protrusion ball 161 are determined according to the chamber diameter “CD” and the chamber angle “CA” of the capillary 170 , respectively.
  • the tip diameter “T” of the capillary 170 may be greater than the width W 1 of the upper surface 111 a of the finger 111 .
  • the protrusion 162 is bonded to the upper surface 111 a and the lateral surfaces 111 c of the finger 111 while the load is applied to the protrusion ball 161 .
  • the protrusion 162 is formed under the conditions where the load that is applied to the protrusion ball 161 is in the range of about 10 to about 70 gF at a temperature in the range of about 110 to about 180° C. during about 5 to about 55 msecs.
  • the load and temperature conditions are less than the minimum values of the conditions, it is difficult for the protrusion 162 to bond with the lateral surfaces of the finger 111 .
  • the conditions are greater than the maximum values of the conditions, unwanted damage occurs at an upper surface 111 a of the finger 111 .
  • bonding is realized between a protrusion, which is at an end of a wire, with an upper surface and lateral surfaces of a finger, and such bonding can be performed even with a small finger. Therefore, an electrical resistance between the protrusion and the finger is decreased and the mechanical stability of the bond between the protrusion and the finger is increased.
  • a semiconductor package comprising: a substrate including a finger; at least one semiconductor chip stacked on the substrate, the at least one semiconductor chip including a chip pad; and a wire that electrically connects the finger with the chip pad, wherein one end of the wire is bonded with an upper surface and lateral surfaces of the finger.
  • a protrusion may be formed on one end of the wire in order to bond with the upper surface and the lateral surfaces of the finger, and when the substrate is viewed along its normal direction, the maximum width of the upper surface of the finger may be less than the diameter of the protrusion.
  • the upper surface of the finger may be within a lower surface of the finger when the substrate is viewed along its normal direction.
  • the shape of the upper surface of the finger may be a quadrangle.
  • a method of manufacturing a semiconductor package comprising: forming a substrate including a finger; stacking at least one semiconductor chip, which includes a chip pad, on the substrate; and bonding a wire to the finger with the chip pad, wherein one end of the wire is bonded with an upper surface and lateral surfaces of the finger.
  • the bonding may comprise forming a protrusion on one end of the wire by applying a load to a protrusion ball formed around a tip of a capillary.
  • the forming of the substrate may comprise forming a metal layer on the substrate; forming a dryfilm pattern covering regions of the metal layer on which a finger is to be disposed; and etching the metal layer using the dryfilm pattern as an etching mask in order to form a metal layer pattern.
  • the forming of the substrate including the finger may comprise: forming a dryfilm layer that exposes regions of the substrate on which the finger is to be disposed; plating a metal layer pattern on the region on which the finger is to be disposed; and removing the dryfilm layer.

Abstract

Provided are a semiconductor package and a method of manufacturing the semiconductor package, and more particularly, a semiconductor package with bonding wires and a method of manufacturing the semiconductor package. The semiconductor package includes a substrate including a finger, at least one semiconductor chip stacked on the substrate, the semiconductor chip including a chip pad, and a wire which electrically connects the finger with the chip pad, wherein one end of the wire bonds with an upper surface and lateral surfaces of the finger.

Description

    CROSS-REFERENCE TO RELATED PATENT APPLICATION
  • This application is a Continuation of U.S. patent application Ser. No. 11/961,777, filed on Dec. 20, 2007, now pending, which claims priority under 35 U.S.C. §119 from Korean Patent Application No. 10-2006-130837 filed on Dec. 20, 2006, in the Korean Intellectual Property Office, the entire contents of which are hereby incorporated by reference
  • BACKGROUND
  • 1. Technical Field
  • The present invention relates to a semiconductor package and a method of manufacturing a semiconductor package, and more particularly, a semiconductor package with bonding wires and a method of manufacturing the semiconductor package.
  • 2. Description of the Related Art
  • As portable electronic devices become increasingly miniaturized, the demand for a reduced thickness semiconductor package has significantly increased. Thus, a type of semiconductor package, such as a multi-chip package (MCP), in which a plurality of semiconductor chips are embodied on a substrate has been developed. Accordingly, the number of wires, which electrically connect a chip pad that is on a semiconductor chip with a finger that is on a substrate, have increased. On the other hand, the finger, which is formed on the substrate, needs to be relatively small, and thus, problems occur when the finger is bonded with the wires.
  • FIG. 1A is a cross-sectional view of a conventional semiconductor package.
  • Referring to FIG. 1A, a first semiconductor chip 30_1 is adhered onto a substrate 10 using an adhesion layer 20_1. A second semiconductor chip 30_2 is adhered onto the first semiconductor chip 30_1 using an adhesion layer 20_2. A first wire 60_1 is formed to electrically connect a first chip pad 31_1, which is on the first semiconductor chip 30_1, with a finger 11, which is on the substrate 10. A protrusion 62_1 is formed on one end of the first wire 60_1 so as to be formed on the finger 11, and a bump 64_1 is formed on the other end of the first wire 60_1 so as to be formed on the first chip pad 31_1. A second wire 60_2 is formed to electrically connect a second chip pad 31_2, which is on the second semiconductor chip 30_2, with the finger 11, which is on the substrate 10. A protrusion 62_2 is formed on one end of the second wire 60_2 so as to be formed on the finger 11, and a bump 64_2 is formed on the other end of the second wire 60_2 so as to be formed on the second chip pad 31_2.
  • FIG. 1B is a perspective view of protrusions 62_2 and 62_1 formed on the finger 11 of FIG. 1A, and FIG. 1C is a cross-sectional view of the protrusions 62_2 and 62_1 taken along line X-X′ of FIG. 1B.
  • Referring to FIGS. 1B and 1C, the protrusion 62_1, which is formed on one end of the first wire 60_1, and the protrusion 62_2, which is formed on one end of the second wire 60_2, are disposed on the finger 11. Generally, a protrusion is formed by applying a load to a protrusion ball formed around a tip of a capillary providing a wire onto the finger 11. When the substrate 10 is viewed along its normal direction, the shape of an upper surface 11 a of the finger 11 is a quadrangle. The width of the upper surface 11 a of the finger 11 measured along a short side is less than the diameter of each of the protrusions 62_1 and 62_2. However, the length of the upper surface 11 a of the finger 11 measured along a long side is greater than the diameter of each of the protrusions 62_1 and 62_2. Accordingly, even if a load is applied to the protrusion ball, it is difficult for the protrusions 62_1 and 62_2 to be disposed below the upper surface of the finger 11. In addition, lateral surfaces 11 c of the finger 11 do not contact the protrusions 62_1 and 62_2.
  • Hence, a protrusion formed on one end of a wire is bonded with a finger only at an upper surface of the finger, not the lateral surfaces of the finger. However, since the finger is relatively small, an area of the upper surface of the finger needs to be small also. Accordingly, since an electrical contact area is reduced, an electrical resistance between the protrusion and the finger increases. In addition, since a bonding area is reduced, a wire may easily separate from the finger due to physical impact and thus, product defects may occur.
  • The present invention addresses these and other disadvantages of the conventional art.
  • SUMMARY
  • The present invention provides a semiconductor package, which has an enlarged area on which a wire and a finger are bonded. The present invention also provides a method of manufacturing the semiconductor package.
  • According to an aspect of the present invention, there is provided a semiconductor package comprising: a substrate including a finger; at least one semiconductor chip stacked on the substrate and including a chip pad; and a wire that electrically connects the finger with the chip pad, wherein one end of the wire is bonded with an upper surface and lateral surfaces of the finger.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:
  • FIG. 1A is a cross-sectional view of a conventional semiconductor package;
  • FIG. 1B is a perspective view of protrusions formed on the finger of the conventional semiconductor package of FIG. 1A;
  • FIG. 1C is a cross-sectional view of the protrusions taken along line X-X′ of FIG. 1B;
  • FIG. 2A is a cross-sectional view of a semiconductor package according to an embodiment of the present invention;
  • FIG. 2B is a perspective view of a finger of the semiconductor package illustrated in FIG. 2A, according to an embodiment of the present invention;
  • FIG. 2C is a cross-sectional view of a structure of the bonding of the finger and a protrusion in the semiconductor package illustrated in FIG. 2A, according to an embodiment of the present invention;
  • FIG. 2D is a plan view of the structure of FIG. 2C, according to an embodiment of the present invention;
  • FIG. 3A is a cross-sectional view of a semiconductor package according to another embodiment of the present invention;
  • FIG. 3B is a partial cross-sectional view of a semiconductor package according to another embodiment of the present invention;
  • FIG. 3C is a partial cross-sectional view of a semiconductor package according to another embodiment of the present invention;
  • FIGS. 4A through 4F are cross-sectional views illustrating a method of manufacturing a semiconductor package, according to an embodiment of the present invention;
  • FIGS. 5A through 5D are cross-sectional views illustrating a method of forming a finger on a substrate, according to an embodiment of the present invention;
  • FIGS. 6A through 6D are cross-sectional views illustrating a method of forming a finger on a substrate, according to another embodiment of the present invention;
  • FIG. 7A is a cross-sectional view of a protrusion ball formed around the tip of a capillary of a wire, according to an embodiment of the present invention; and
  • FIG. 7B is a cross-sectional view of a protrusion formed by applying a load to a protrusion ball, according to an embodiment of the present invention.
  • DETAILED DESCRIPTION
  • The present invention will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. The invention may, however, be embodied in many different forms, and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to one skilled in the art. In the drawings, the thicknesses of layers and regions are exaggerated for clarity. Like reference numerals denote like elements throughout the specification. Throughout the specification, it will also be understood that when an element such as a layer, region, or substrate is referred to as being “on” another element, it can be directly on the other element, or intervening elements may also be present. In addition, relative terms such as “lower” or “bottom”, and “upper” or “top” may be used to describe a relationship between elements as illustrated in the drawings. These relative terms can be understood to include different directions in addition to the described directions illustrated in the drawings. For example, when elements are turned over in the drawings, elements described to be on lower surfaces of other elements are formed on upper surfaces of the other elements. Therefore, the term “lower” depends only on a predetermined direction and can include both “upper” and “lower” directions. Similarly, when a device is turned over in one of the drawings, elements which are described to be “below or beneath” some other elements are then “above” of the other elements. Accordingly, the term “below” can include both directions “above and below.”
  • FIG. 2A is a cross-sectional view of a semiconductor package according to an embodiment of the present invention. FIG. 2B is a perspective view of a finger 111 of the semiconductor package illustrated in FIG. 2A. FIG. 2C is a cross-sectional view of a structure of the bonding of the finger 111 and a protrusion 162 in the semiconductor package illustrated in FIG. 2A. FIG. 2D is a plan view of the structure of FIG. 2C.
  • Referring to FIGS. 2A and 2C, a semiconductor chip 130 is adhered onto a substrate 110 using an adhesion layer 120. A wire 160 is formed to electrically connect a chip pad 131, which is on the semiconductor chip 130, with a finger 111, which is on the substrate 110, wherein a protrusion 162 is formed on one end of the wire 160 so as to be formed on the finger 111, and a bump 164 is formed on the other end of the wire 160 so as to be formed on the chip pad 131. The protrusion 162 is connected to an upper surface 111 a and lateral surfaces 111 c of the finger 111 in order to bond with the finger 111. Preferably, since the protrusion 162 is formed on one end of the wire 160, the protrusion 162 is connected to the upper surface 111 a and the lateral surfaces 111 c of the finger 111 in order to bond with the finger 111. The wire 160 may be formed of at least one selected from the group consisting of Au, Cu, Ni and Al. In addition, the finger 111 may be formed of at least one selected from the group consisting of Au, Cu, Ni and Al.
  • Referring to FIG. 2B, the shape of the upper surface 111 a of the finger 111 may be a polygon, in particular, a quadrangle whose sides have the same length, preferably, a square. However, the present invention is not limited thereto, and as understood by one of ordinary skill in the art, the upper surface 111 a of the finger 111 may be a round or other shape in other embodiments of the present invention.
  • Referring to FIG. 2D, according to the plan view of the structure of the bonding of the finger 111 and the protrusion 162, the width W1 of the upper surface 111 a of the finger 111 is less than the diameter W2 of the protrusion 162, which is formed on one end of the wire 160. Preferably, when the substrate 110 is viewed along its normal direction, the maximum width of the upper surface 111 a of the finger 111 is less than the diameter W2 of the protrusion 162. For example, if the shape of the upper surface 111 a of the finger 111 is a rectangle, which includes long sides and short sides, the lengths of the long sides as well as the short sides of the rectangle may be less than the diameter W2 of the protrusion 162. When the substrate 110 is viewed along its normal direction, the finger 111 may be formed so that the upper surface 111 a of the finger 111 may be within the lower surface 111 b of the finger 111. However, when the substrate 110 is viewed along its normal direction, the finger 111 may be formed so that the upper surface 111 a of the finger 111 may correspond to the lower surface 111 b of the finger 111.
  • FIG. 3A is a cross-sectional view illustrating a semiconductor package according to another embodiment of the present invention.
  • Referring to FIG. 3A, a first semiconductor chip 130_1 is adhered onto a substrate 110 using an adhesion layer 120_1. A second semiconductor chip 130_2 is adhered onto the first semiconductor chip 130_1 using an adhesion layer 120_2. A first wire 160_1 is formed to electrically connect a first chip pad 131_1, which is on the first semiconductor chip 130_1, with a first finger 111_1, which is on the substrate 110, wherein a protrusion 162_1 is formed on one end of the first wire 160_1 so as to be formed on the first finger 111_1, and a bump 164_1 is formed on the other end of the first wire 160_1 so as to be formed on the first chip pad 131_1. A second wire 160_2 is formed to electrically connect a second chip pad 131_2, which is on the second semiconductor chip 130_2, with a second finger 111 2, which is on the substrate 110, wherein a protrusion 162_2 is formed on one end of the second wire 160_2 and on the second finger 111_2, and a bump 164_2 is formed on the other end of the second wire 160_2 and on the second chip pad 131_2. Hence, when two or more semiconductor chips 130_1 and 130_2 are stacked, wires 160_1 and 160_2 are formed in a plurality, and fingers 111_1 and 111_2 correspond to the wires 160_1 and 160_2 to be formed in the plurality. The technical spirit of the finger 111 described in the FIGS. 2A through 2D similarly applies to each of the fingers 111_1 and 111_2. For example, the protrusion 162_1 formed on one end of the wire 160_1 is bonded with an upper surface and a lateral surface of the finger 111_1 corresponding to the protrusion 162_1. In addition, for example, when the substrate 111 is viewed along its normal direction, the maximum width of the upper surface of the finger 111_1 may be less than the diameter of the protrusion 162_1, and the upper surface of the finger 111_1 may be within a lower surface of the finger 111_1.
  • FIG. 3B is a partial cross-sectional view illustrating a semiconductor package, according to another embodiment of the present invention.
  • Referring to FIG. 3B, a plurality of fingers 111_1, 111_2, 111_3 and 111_4 are formed to correspond to wires which are formed in the plurality, wherein the fingers 111_1, 111_2, 111_3 and 111_4 are sequentially connected to each other by a conductive bridge 115 formed on the substrate 110. The height of the bridge 115 may be smaller than that of each of the fingers 111_1, 111_2, 111_3 and 111_4. The bridge 115 may be formed of at least one selected from the group consisting of Au, Cu, Ni and Al.
  • FIG. 3C is a partial cross-sectional view illustrating a semiconductor package according to another embodiment of the present invention.
  • Referring to FIG. 3C, the current embodiment of the present invention has a structure in which the boundaries between lateral surfaces of a plurality of fingers 111_1, 111_2, 111_3 and 111_4 are sequentially connected without a bridge so that the fingers 111_1, 111_2, 111_3 and 111_4 are electrically connected to each other. Although the fingers 111_1, 111_2, 111_3 and 111_4 are illustrated to be connected to each other at boundaries between lateral surfaces and lower surfaces of the fingers 111_1, 111_2, 111_3 and 111_4 in FIG. 3C, the pitch of the fingers 111_1, 111_2, 111_3 and 111_4 may be small so that the fingers 111_1, 111_2, 111_3 and 111_4 can be directly connected to each other on the lateral surfaces of the fingers 111_1, 111_2, 111_3 and 111_4. Meanwhile, the technical spirit described in FIGS. 3A and 3B can be similarly applied to the current embodiment of the present invention with the exception of an electrical connection structure between fingers.
  • FIGS. 4A through 4F are cross-sectional views illustrating a method of manufacturing a semiconductor package, according to an embodiment of the present invention.
  • Referring to FIG. 4A, the substrate 110 including the fingers 111_1 and 111_2 is provided. When the fingers 111_1 and 111_2 are formed in a plurality, the bridge 115 is formed between the fingers 111_1 and 111_2 to electrically connect the fingers 111_1 and 111_2 to each other. In the present embodiment, the bridge 115 is formed between the first and second fingers 111_1 and 111_2 to electrically connect them to each other.
  • Referring to FIG. 4B, at least one of semiconductor chips 130_1 and 130_2 are sequentially formed on the substrate 110. In order to electrically connect the at least one of the semiconductor chips 130_1 and 130_2 to the substrate 11O, the first chip pad 131_1 is formed on the first semiconductor chip 130_1, and the second chip pad 131_2 is formed on the second semiconductor chip 130_2. The first chip pad 131_1 and/or the second chip pad 131_2 may be formed before the semiconductor chips 130_1 and 130_2 are sequentially formed on the substrate 110.
  • Referring to FIG. 4C, the first bump 164_1 is formed on the first chip pad 131_1 formed on the first semiconductor chip 130_1. The first bump 164_1 may be formed of the same material as that of a wire.
  • Referring to FIG. 4D, the first protrusion 162_1 is formed on the first finger 111_1. The first protrusion 162_1 is formed in order to bond with an upper surface of the first finger 111_1 and lateral surfaces of the first finger 111_1.
  • Referring to FIG. 4E, a wire bonding process is performed in order to form the first wire 160_1, which electrically connects the first protrusion 162_1 with the first bump 164_1. A capillary, with the first wire 160_1 passing therethrough, moves in order to provide a conductive material, and as such, the first wire 160_1 may be extended from the first protrusion 162_1 to the first bump 164_1. However, the capillary containing the first wire 160_1 continually moves in order to provide a conductive material, and as such, the first wire 160_1 may be extended from the bump 164_1 to the first protrusion 162_1. In other words, the first wire 160_1 may be bonded to the bump 164_1 first and then bonded to the first protrusion 162_1 next, or the first wire 160_1 may be bonded to the first protrusion 162_1 first and then bonded to the bump 164_1 next.
  • Referring to FIG. 4F, the second wire 160_2 is formed using the same method as that of the first wire 160_1. The first and second protrusions 162_1 and 162_2 and the first and second wires 160_1 and 160_2 may be formed of at least one selected from a group comprising Au, Cu, Ni and Al.
  • Hereinafter, a method of forming a finger on a substrate 210 will be described.
  • FIGS. 5A through 5D are cross-sectional views illustrating a method of forming the finger on the substrate 210, according to an embodiment of the present invention.
  • Referring to FIG. 5A, a metal layer 220 is formed on the substrate 210. The metal layer 220 may be formed of at least one selected from the group consisting of Au, Cu, Ni and Al. Alternatively, the metal layer 220 may be formed using a plating process.
  • Referring to FIG. 5B, a dryfilm pattern 230, for covering a region on which the finger is to be disposed, is formed on the metal layer 220. A dryfilm is a passivation layer film for forming a lower pattern during etching. The depositing of a material layer, and the exposing and etching for forming the dryfilm pattern 230 are well known to one of ordinary skill in the art, and thus, their description will be omitted.
  • Referring to FIG. 5C, the metal layer 220 is etched using the dryfilm pattern 230 as an etching mask to form a metal layer pattern 220 a. Although not illustrated, when the metal layer pattern 220 a is formed using wet etching, an upper surface of the metal layer pattern 220 a may be narrower than a lower surface of the metal layer pattern 220 a, and thus, a sectional shape of the metal layer pattern 220 a may be a trapezoid.
  • Referring to FIG. 5D, the dryfilm pattern 230 is removed to complete a structure in which the metal layer pattern 220 a is formed on the substrate 210 such that metal layer pattern 220 a may be a finger.
  • When the metal layer 220 is formed using the plating process, the method of forming the finger according to the current embodiment of the present invention may further include forming a seed layer comprising copper on the substrate 210 prior to forming the metal layer 220. In addition, after the metal layer pattern 220 a is formed, the seed layer may be etched to form a seed layer pattern using the dryfilm pattern 230 as an etching mask.
  • FIGS. 6A through 6D are cross-sectional views illustrating a method of forming a finger on a substrate, according to another embodiment of the present invention.
  • Referring to FIG. 6A, a dryfilm 330 is formed on a substrate 310.
  • Referring to FIG. 6B, a dryfilm pattern 330 a, for exposing a region on which a finger is to be disposed, is formed on the substrate 310.
  • Referring to FIG. 6C, the region, on which the finger is to be disposed, is plated with a metal layer pattern 340. For example, after an upper surface of the substrate 310 that includes the dryfilm pattern 330 a is plated with a metal layer, an etch-back or polishing may be performed on the upper surface of the substrate 310 until the dryfilm pattern 330 a is exposed. Thus, the metal layer pattern 340 is formed. The metal layer pattern 340 may be formed of one selected from the group consisting of Au, Cu, Ni and Al.
  • Referring to FIG. 6D, the dryfilm pattern 330 a is removed to complete a structure in which the metal layer pattern 340 is formed on the substrate 310 such that the metal layer pattern 340 may be the finger on the substrate 310.
  • Additionally, the forming of the finger according to the current embodiment may further include a seed layer (not shown), which is formed of copper, on the substrate 310.
  • When the finger is formed in a plurality, a bridge, which is conductive, connecting the fingers to each other may be formed. The bridge formed on a substrate can be formed using a common method, which is well known to one of ordinary skill in the art, and thus, a method of forming the bridge will not be described.
  • Hereinafter, a method of forming a protrusion will be described.
  • FIG. 7A is a cross-sectional view illustrating a protrusion ball 161, which is formed around a tip of a capillary 170 through which the wire 160 passes, according to an embodiment of the present invention. FIG. 7B is a cross-sectional view illustrating a protrusion 162 formed by applying a load to the protrusion ball 161, according to an embodiment of the present invention.
  • Referring to FIGS. 7A and 7B, the protrusion ball 161 is disposed around the tip of the capillary 170 through which the wire 160 passes. The protrusion ball 161 may have a spherical shape, and may be formed of the same material as that of the wire 160. When the protrusion ball 161, which is formed around the tip of the capillary 170, contacts an upper surface 111 a of the finger 111, a load is applied to the protrusion ball 161 in order to form the protrusion 162 on one end of the wire 160. The diameter “WD” of the wire 160 is determined according to the hole size “H” of the capillary 170. The size and the shape of the protrusion ball 161 are determined according to the chamber diameter “CD” and the chamber angle “CA” of the capillary 170, respectively. The tip diameter “T” of the capillary 170 may be greater than the width W1 of the upper surface 111 a of the finger 111. In addition, when the substrate 110 is viewed along its normal direction, since the width W1 of the upper surface 111 a of the finger 111 is less than the diameter of the protrusion 162 or the diameter of the protrusion ball 161 the protrusion 162 is bonded to the upper surface 111 a and the lateral surfaces 111 c of the finger 111 while the load is applied to the protrusion ball 161.
  • The protrusion 162 is formed under the conditions where the load that is applied to the protrusion ball 161 is in the range of about 10 to about 70 gF at a temperature in the range of about 110 to about 180° C. during about 5 to about 55 msecs. When the load and temperature conditions are less than the minimum values of the conditions, it is difficult for the protrusion 162 to bond with the lateral surfaces of the finger 111. Additionally, if the conditions are greater than the maximum values of the conditions, unwanted damage occurs at an upper surface 111 a of the finger 111.
  • In a semiconductor package according to some embodiments of the present invention and a method of manufacturing the semiconductor package, bonding is realized between a protrusion, which is at an end of a wire, with an upper surface and lateral surfaces of a finger, and such bonding can be performed even with a small finger. Therefore, an electrical resistance between the protrusion and the finger is decreased and the mechanical stability of the bond between the protrusion and the finger is increased.
  • According to an aspect of the present invention, there is provided a semiconductor package comprising: a substrate including a finger; at least one semiconductor chip stacked on the substrate, the at least one semiconductor chip including a chip pad; and a wire that electrically connects the finger with the chip pad, wherein one end of the wire is bonded with an upper surface and lateral surfaces of the finger.
  • A protrusion may be formed on one end of the wire in order to bond with the upper surface and the lateral surfaces of the finger, and when the substrate is viewed along its normal direction, the maximum width of the upper surface of the finger may be less than the diameter of the protrusion.
  • The upper surface of the finger may be within a lower surface of the finger when the substrate is viewed along its normal direction.
  • The shape of the upper surface of the finger may be a quadrangle.
  • According to another aspect of the present invention, there is provided a method of manufacturing a semiconductor package, the method comprising: forming a substrate including a finger; stacking at least one semiconductor chip, which includes a chip pad, on the substrate; and bonding a wire to the finger with the chip pad, wherein one end of the wire is bonded with an upper surface and lateral surfaces of the finger.
  • The bonding may comprise forming a protrusion on one end of the wire by applying a load to a protrusion ball formed around a tip of a capillary.
  • The forming of the substrate may comprise forming a metal layer on the substrate; forming a dryfilm pattern covering regions of the metal layer on which a finger is to be disposed; and etching the metal layer using the dryfilm pattern as an etching mask in order to form a metal layer pattern.
  • The forming of the substrate including the finger may comprise: forming a dryfilm layer that exposes regions of the substrate on which the finger is to be disposed; plating a metal layer pattern on the region on which the finger is to be disposed; and removing the dryfilm layer.
  • While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by one of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (14)

1. A semiconductor package comprising:
a substrate including a finger;
at least one semiconductor chip stacked on the substrate, the at least one semiconductor chip including a chip pad; and
a wire that electrically connects the finger with the chip pad,
wherein one end of the wire is bonded with an upper surface and lateral surfaces of the finger.
2. The semiconductor package of claim 1, wherein a protrusion is formed on one end of the wire in order to bond with the upper surface and the lateral surfaces of the finger, and when the substrate is viewed along its normal direction, the maximum width of the upper surface of the finger is less than the diameter of the protrusion.
3. The semiconductor package of claim 2, wherein the upper surface of the finger is within a lower surface of the finger when the substrate is viewed along its normal direction.
4. The semiconductor package of claim 2, wherein the shape of the upper surface of the finger is a polygon.
5. The semiconductor package of claim 4, wherein the polygon is a quadrangle whose sides are of substantially the same length.
6. The semiconductor package of claim 2, wherein the upper surface of the finger has a round shape.
7. The semiconductor package of claim 2, wherein the wire comprises at least one selected from the group consisting of Au, Cu, Ni and Al.
8. The semiconductor package of claim 2, wherein the finger comprises at least one selected from the group consisting of Au, Cu, Ni and Al.
9. The semiconductor package of claim 2, wherein the wire is formed as a plurality of wires that respectively correspond to a plurality of fingers that are sequentially connected to each other by a conductive bridge.
10. The semiconductor package of claim 9, wherein a height of the bridge is less than a height of the fingers.
11. The semiconductor package of claim 10, wherein the bridge comprises at least one selected from the group consisting of Au, Cu, Ni and Al.
12. The semiconductor package of claim 3, wherein the wire is formed as a plurality of wires that respectively correspond to a plurality of fingers such that boundaries between the lateral surfaces of the fingers sequentially contact each other such that the fingers are electrically connected to each other.
13. A semiconductor package comprising:
a substrate including a finger;
at least one semiconductor chip stacked on the substrate, the at least one semiconductor chip including a chip pad; and
a wire that electrically connects the finger with the chip pad,
wherein one end of the wire is bonded with an upper surface and lateral surfaces of the finger,
wherein a protrusion is formed on the one end of the wire in order to bond with the upper surface and the lateral surfaces of the finger, and when the substrate is viewed along its normal direction, the maximum width of the upper surface of the finger is less than the diameter of the protrusion,
wherein the shape of the upper surface of the finger is a polygon, and
wherein the polygon is a quadrangle whose sides are of substantially the same length.
14. A semiconductor package comprising:
a substrate including a finger;
at least one semiconductor chip stacked on the substrate, the at least one semiconductor chip including a chip pad; and
a wire that electrically connects the finger with the chip pad,
wherein one end of the wire is bonded with an upper surface and lateral surfaces of the finger,
wherein a protrusion is formed on the one end of the wire in order to bond with the upper surface and the lateral surfaces of the finger, and when the substrate is viewed along its normal direction, the maximum width of the upper surface of the finger is less than the diameter of the protrusion,
wherein the upper surface of the finger is within a lower surface of the finger when the substrate is viewed along its normal direction, and
wherein the wire is formed as a plurality of wires that respectively correspond to a plurality of fingers such that boundaries between the lateral surfaces of the fingers sequentially contact each other such that the fingers are electrically connected to each other.
US12/569,269 2006-12-20 2009-09-29 Semiconductor package and method of manufacturing the same Abandoned US20100013083A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/569,269 US20100013083A1 (en) 2006-12-20 2009-09-29 Semiconductor package and method of manufacturing the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR10-2006-0130837 2006-12-20
KR20060130837A KR100825797B1 (en) 2006-12-20 2006-12-20 Semiconductor package and method for manufacturing the same
US11/961,777 US7605478B2 (en) 2006-12-20 2007-12-20 Semiconductor package and method of manufacturing the same
US12/569,269 US20100013083A1 (en) 2006-12-20 2009-09-29 Semiconductor package and method of manufacturing the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/961,777 Continuation US7605478B2 (en) 2006-12-20 2007-12-20 Semiconductor package and method of manufacturing the same

Publications (1)

Publication Number Publication Date
US20100013083A1 true US20100013083A1 (en) 2010-01-21

Family

ID=39541686

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/961,777 Expired - Fee Related US7605478B2 (en) 2006-12-20 2007-12-20 Semiconductor package and method of manufacturing the same
US12/569,269 Abandoned US20100013083A1 (en) 2006-12-20 2009-09-29 Semiconductor package and method of manufacturing the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/961,777 Expired - Fee Related US7605478B2 (en) 2006-12-20 2007-12-20 Semiconductor package and method of manufacturing the same

Country Status (2)

Country Link
US (2) US7605478B2 (en)
KR (1) KR100825797B1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6778406B2 (en) * 1993-11-16 2004-08-17 Formfactor, Inc. Resilient contact structures for interconnecting electronic devices
US20050156303A1 (en) * 2004-01-21 2005-07-21 Kai-Chiang Wu Structure of gold fingers

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0982742A (en) 1995-09-11 1997-03-28 Fujitsu Ltd Wire bonding method
KR20010064907A (en) * 1999-12-20 2001-07-11 마이클 디. 오브라이언 wire bonding method and semiconductor package using it
JP4391671B2 (en) 2000-06-30 2009-12-24 イビデン株式会社 Electronic component mounting substrate and manufacturing method thereof
KR20020065733A (en) * 2001-02-07 2002-08-14 주식회사 칩팩코리아 Semiconductor package and method for the same
KR100702662B1 (en) * 2005-02-18 2007-04-02 엠케이전자 주식회사 Copper bonding wire for semiconductor packaging

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6778406B2 (en) * 1993-11-16 2004-08-17 Formfactor, Inc. Resilient contact structures for interconnecting electronic devices
US20050156303A1 (en) * 2004-01-21 2005-07-21 Kai-Chiang Wu Structure of gold fingers
US6937477B2 (en) * 2004-01-21 2005-08-30 Global Advanced Packaging Technology H.K. Limited Structure of gold fingers

Also Published As

Publication number Publication date
KR100825797B1 (en) 2008-04-28
US20080150167A1 (en) 2008-06-26
US7605478B2 (en) 2009-10-20

Similar Documents

Publication Publication Date Title
US7355274B2 (en) Semiconductor package, manufacturing method thereof and IC chip
JP5095074B2 (en) Package stacking structure
KR100813624B1 (en) Semiconductor package and method for manufacturing the same
US9312213B2 (en) Bump structures having an extension
US11955449B2 (en) Stacked semiconductor package
CN105390476A (en) Semiconductor package and method of forming the same
US8084868B1 (en) Semiconductor package with fast power-up cycle and method of making same
KR100825793B1 (en) Wiring film having wire, semiconductor package including the wiring film, method of fabricating the semiconductor package
US8772922B2 (en) Chip structure having redistribution layer
US20030214035A1 (en) Bump formed on semiconductor device chip and method for manufacturing the bump
US20070108623A1 (en) Chip and package structure
KR100604840B1 (en) Method of reverse wire bonding on fine pitch bump and wire bond structure thereby
US8084359B2 (en) Semiconductor package and methods of manufacturing the same
US7704792B2 (en) Semiconductor device and method of manufacturing the same
US20080087995A1 (en) Flexible film semiconductor package and method for manufacturing the same
US7638365B2 (en) Stacked chip package and method for forming the same
US7605478B2 (en) Semiconductor package and method of manufacturing the same
US7224055B2 (en) Center pad type IC chip with jumpers, method of processing the same and multi chip package
US7767576B2 (en) Wafer level package having floated metal line and method thereof
US7009296B1 (en) Semiconductor package with substrate coupled to a peripheral side surface of a semiconductor die
US6734042B2 (en) Semiconductor device and method for fabricating the same
KR100916695B1 (en) Semiconductor package and fabrication method thereof
US8168526B2 (en) Semiconductor chip package and method for manufacturing thereof
US20090091036A1 (en) Wafer structure with a buffer layer
US20070035022A1 (en) Semiconductor device and method of manufacturing the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION