US20090302440A1 - Noise isolation between circuit blocks in an integrated circuit chip - Google Patents

Noise isolation between circuit blocks in an integrated circuit chip Download PDF

Info

Publication number
US20090302440A1
US20090302440A1 US12/512,616 US51261609A US2009302440A1 US 20090302440 A1 US20090302440 A1 US 20090302440A1 US 51261609 A US51261609 A US 51261609A US 2009302440 A1 US2009302440 A1 US 2009302440A1
Authority
US
United States
Prior art keywords
region
block
circuit
circuit block
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/512,616
Inventor
Radu M. Secareanu
Suman K. Banerjee
Olin L. Hartin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US12/512,616 priority Critical patent/US20090302440A1/en
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of US20090302440A1 publication Critical patent/US20090302440A1/en
Assigned to CITIBANK, N.A. reassignment CITIBANK, N.A. SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A. reassignment CITIBANK, N.A. SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS COLLATERAL AGENT reassignment CITIBANK, N.A., AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Priority to US13/802,006 priority patent/US9048110B2/en
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Assignors: CITIBANK, N.A.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SECURITY AGREEMENT SUPPLEMENT Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Assignors: NXP B.V.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Assignors: CITIBANK, N.A.
Assigned to NXP B.V. reassignment NXP B.V. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/761—PN junctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/765—Making of isolation regions between components by field effect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction

Definitions

  • Embodiments relate in general to integrated circuits and more specifically to noise isolation between circuit blocks in an integrated circuit chip.
  • circuit blocks such as analog and digital circuit blocks. Without proper noise isolation, noise generated by digital circuit blocks can interfere with more sensitive circuit blocks, such as phase locked loops and low noise amplifier circuits. Conventional noise isolation between different types of circuit blocks requires bias. Bias, however, is prone to contamination and thus compromises noise isolation efficiency.
  • FIG. 1 is a partial side view of an embodiment of an integrated circuit during a processing stage
  • FIG. 2 is a partial side view of an embodiment of an integrated circuit during a processing stage
  • FIG. 3 is a partial side view of an embodiment of an integrated circuit during a processing stage
  • FIG. 4 is a partial side view of an embodiment of an integrated circuit during a processing stage
  • FIG. 5 is a partial side view of an embodiment of an integrated circuit during a processing stage
  • FIG. 6 is a partial side view of an embodiment of an integrated circuit during a processing stage.
  • FIG. 7 is a partial side view of an embodiment of an integrated circuit during a processing stage.
  • an integrated circuit including a p-well block region having a high resistivity due to low doping concentration formed in a region of a substrate for providing noise isolation between a first circuit block and a second circuit block.
  • the integrated circuit further includes a guard region for providing noise isolation between the first circuit block and the second circuit block.
  • an integrated circuit including a p-well block region formed in a substrate by blocking insertion of any dopants in a region of the substrate for providing noise isolation between a first circuit block and a second circuit block.
  • the integrated circuit further includes a guard region for providing noise isolation between the first circuit block and the second circuit block.
  • the integrated circuit further includes a first grounded highly doped region formed between the guard region and the first circuit block and a second grounded highly doped region formed between the guard region and the second circuit block.
  • the integrated circuit further includes a grounded conductive shield formed over a dielectric layer formed at least over the p-well block region and the guard region.
  • an integrated circuit including a p-well block region formed in a substrate by blocking insertion of any dopants in a region of the substrate for providing noise isolation between a first circuit block and a second circuit block.
  • the integrated circuit further includes a guard region for providing noise isolation between the first circuit block and the second circuit block.
  • the integrated circuit further includes a first grounded highly doped region formed between the guard region and the first circuit block and a second grounded highly doped region formed between the guard region and the second circuit block.
  • the integrated circuit further includes a grounded conductive shield formed over a dielectric layer formed at least over the p-well block region and the guard region.
  • the integrated circuit further includes a trench formed between the p-well block region and the guard region.
  • FIG. 1 is a partial side view of an embodiment of an integrated circuit during a processing stage.
  • Integrated circuit 10 may include a substrate 12 .
  • various circuit blocks may be formed in substrate 12 .
  • Circuit blocks may be formed in different regions, such as 16 , and 18 .
  • FIG. 1 shows only one mask layer, additional mask layers may be used as part of the formation of various circuit blocks in substrate 12 .
  • Using a part 20 of mask 14 a region of substrate 12 may be processed such that it does not receive any dopants.
  • a first circuit block 22 and a second circuit block 24 may be formed in substrate 12 using various patterning and implanting steps (not shown).
  • a p-well block region 30 may be formed under part 20 of mask 14 , for example.
  • P-well block region 30 may provide noise isolation between first circuit block 22 and second circuit block 24 .
  • P-well block region 30 may have a high resistivity due to a low doping concentration.
  • p-well block region 30 may have a low doping concentration because insertion of any dopants may be blocked into this region.
  • the doping concentration of p-well block region 30 may be lowered by counter-doping, for example.
  • Guard regions 32 and 34 may be formed surrounding p-well block region 30 for providing additional noise isolation between first circuit block 22 and second circuit block 24 .
  • guard regions 32 and 34 may represent areas surrounding p-well block region 30 with an intermediate amount of doping compared to the low-doped p-well block region 30 .
  • Guard regions 32 and 34 may not be as highly doped as the p+ doped regions 26 , 28 , for example.
  • guard regions 32 and 34 may have the same depth as the depth of the p-well block region 30 .
  • a first highly doped region 26 may be formed between guard region 32 and first circuit block 22 .
  • a second highly doped region 28 may be formed between guard region 34 and second circuit block 24 .
  • First highly doped region 26 and second highly doped region 28 may be grounded.
  • first highly doped region 26 and second highly doped region 28 may be doped using a p-type dopant, such as boron or indium, to achieve a p+ type of doping.
  • FIG. 3 shows a top view of a p-well block region 30 formed as a wall between first circuit block 22 and second circuit block 24 .
  • Guard regions 32 and 34 may be formed as a ring surrounding the wall shaped p-well block region.
  • First highly doped region 26 may be formed between guard region 32 and first circuit block 22 .
  • Second highly doped region 28 may be formed between guard region 34 and second circuit block 24 .
  • FIG. 4 shows a top view of a p-well region formed 130 as ring formed between first circuit block 122 and second circuit block 124 .
  • Guard regions 132 and 134 may be formed as rings surrounding the ring shaped p-well block region 130 .
  • First highly doped region 126 may be formed between guard region 132 and first circuit block 122 .
  • Second highly doped region 128 may be formed between guard region 134 and second circuit block 124 .
  • FIGS. 3 and 4 show only two exemplary circuit blocks, integrated circuit 10 may include additional circuit blocks with additional noise isolation structures.
  • FIG. 5 shows an integrated circuit 100 comprising the same elements as of FIG. 2 , and further including a dielectric layer 35 formed over at least p-well block region 30 and guard regions 32 and 34 .
  • a conductive shield 36 may be formed over dielectric layer 35 .
  • Conductive shield 36 may be grounded to provide additional noise isolation between first circuit block 22 and second circuit block 24 .
  • FIG. 5 shows only one dielectric layer between conductive shield 36 and p-well block region 30 , additional layers may be formed between conductive shield 36 and p-well block region 30 .
  • an interconnect (not shown) connecting first circuit block 22 to second circuit block 24 may be formed at a greater distance from a top surface of substrate 12 in a region directly above p-well block region 30 than other regions above substrate 12 .
  • conductive shield 36 may be positioned such that an area occupied by conductive shield 36 over first circuit block 22 is different from an area occupied by the conductive shield 36 over second circuit block 24 . This may be achieved for example, by altering one or both of the length and the width of conductive shield 36 .
  • at least one interconnect may be positioned such that an area occupied by the at least one interconnect over first circuit block 22 is different from an area occupied by the at least one interconnect over second circuit block 24 . This may be achieved for example, by altering one or both of length and width of the at least one interconnect.
  • FIG. 6 shows an integrated device 110 having trenches 40 and 42 , in addition to the elements of integrated circuit 10 of FIG. 2 .
  • Trenches 40 and 42 may provide additional noise isolation between first circuit block 22 and second circuit block 24 .
  • FIG. 6 shows trenches 40 and 42 extending beyond guard regions 32 and 34 , trenches 40 and 42 may be only as deep as guard regions 32 and 34 , respectively.
  • FIG. 7 shows an integrated device 120 having a dielectric layer 35 and a conductive shield 36 , in addition to elements of integrated circuit 110 of FIG. 6 .
  • Conductive shield 36 may be grounded to provide additional noise isolation between first circuit block 22 and second circuit block 24 .
  • FIG. 5 shows only one dielectric layer between conductive shield 36 and p-well block region 30 , additional layers may be formed between conductive shield 36 and p-well block region 30 .
  • an interconnect (not shown) connecting first circuit block 22 to second circuit block 24 may be formed at a greater distance from a top surface of substrate 12 in a region directly above p-well block region 30 than other regions above substrate 12 .
  • conductive shield 36 may be positioned such that an area occupied by conductive shield 36 over first circuit block 22 is different from an area occupied by the conductive shield 36 over second circuit block 24 . This may be achieved for example, by altering one or both of length and width of conductive shield 36 .
  • at least one interconnect may be positioned such that an area occupied by the at least one interconnect over first circuit block 22 is different from an area occupied by the at least one interconnect over second circuit block 24 . This may be achieved for example, by altering one or both of the length and the width of the at least one interconnect.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

An integrated circuit includes a p-well block region having a low doping concentration formed in a region of a substrate for providing noise isolation between a first circuit block and a second circuit block. The integrated circuit further includes a guard region and a grounded, highly doped region for providing additional noise isolation.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application is a divisional of co-pending U.S. patent application Ser. No. 11/360,285, filed on Feb. 23, 2006.
    • TECHNICAL FIELD
  • Embodiments relate in general to integrated circuits and more specifically to noise isolation between circuit blocks in an integrated circuit chip.
    • BACKGROUND
  • Increasingly, integrated circuit chips have different types of circuit blocks, such as analog and digital circuit blocks. Without proper noise isolation, noise generated by digital circuit blocks can interfere with more sensitive circuit blocks, such as phase locked loops and low noise amplifier circuits. Conventional noise isolation between different types of circuit blocks requires bias. Bias, however, is prone to contamination and thus compromises noise isolation efficiency.
  • Thus, there is a need for improved noise isolation between circuit blocks in an integrated circuit chip.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Embodiments of the inventive subject matter may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.
  • FIG. 1 is a partial side view of an embodiment of an integrated circuit during a processing stage;
  • FIG. 2 is a partial side view of an embodiment of an integrated circuit during a processing stage;
  • FIG. 3 is a partial side view of an embodiment of an integrated circuit during a processing stage;
  • FIG. 4 is a partial side view of an embodiment of an integrated circuit during a processing stage;
  • FIG. 5 is a partial side view of an embodiment of an integrated circuit during a processing stage;
  • FIG. 6 is a partial side view of an embodiment of an integrated circuit during a processing stage; and
  • FIG. 7 is a partial side view of an embodiment of an integrated circuit during a processing stage.
    •
  • Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve the understanding of the embodiments.
    • DETAILED DESCRIPTION
  • The following sets forth a detailed description of a mode for carrying out the embodiments of the inventive subject matter. The description is intended to be illustrative of the embodiments and should not be taken to be limiting.
  • In one aspect, an integrated circuit, including a p-well block region having a high resistivity due to low doping concentration formed in a region of a substrate for providing noise isolation between a first circuit block and a second circuit block, is provided. The integrated circuit further includes a guard region for providing noise isolation between the first circuit block and the second circuit block.
  • In another aspect, an integrated circuit, including a p-well block region formed in a substrate by blocking insertion of any dopants in a region of the substrate for providing noise isolation between a first circuit block and a second circuit block, is provided. The integrated circuit further includes a guard region for providing noise isolation between the first circuit block and the second circuit block. The integrated circuit further includes a first grounded highly doped region formed between the guard region and the first circuit block and a second grounded highly doped region formed between the guard region and the second circuit block. The integrated circuit further includes a grounded conductive shield formed over a dielectric layer formed at least over the p-well block region and the guard region.
  • In yet another aspect, an integrated circuit including a p-well block region formed in a substrate by blocking insertion of any dopants in a region of the substrate for providing noise isolation between a first circuit block and a second circuit block, is provided. The integrated circuit further includes a guard region for providing noise isolation between the first circuit block and the second circuit block. The integrated circuit further includes a first grounded highly doped region formed between the guard region and the first circuit block and a second grounded highly doped region formed between the guard region and the second circuit block. The integrated circuit further includes a grounded conductive shield formed over a dielectric layer formed at least over the p-well block region and the guard region. The integrated circuit further includes a trench formed between the p-well block region and the guard region.
  • FIG. 1 is a partial side view of an embodiment of an integrated circuit during a processing stage. Integrated circuit 10 may include a substrate 12. Using a mask 14 various circuit blocks may be formed in substrate 12. Circuit blocks may be formed in different regions, such as 16, and 18. Although FIG. 1 shows only one mask layer, additional mask layers may be used as part of the formation of various circuit blocks in substrate 12. Using a part 20 of mask 14 a region of substrate 12 may be processed such that it does not receive any dopants.
  • Referring now to FIG. 2, a first circuit block 22 and a second circuit block 24 may be formed in substrate 12 using various patterning and implanting steps (not shown). A p-well block region 30 may be formed under part 20 of mask 14, for example. P-well block region 30 may provide noise isolation between first circuit block 22 and second circuit block 24. P-well block region 30 may have a high resistivity due to a low doping concentration. By way of example, p-well block region 30 may have a low doping concentration because insertion of any dopants may be blocked into this region. Alternatively, the doping concentration of p-well block region 30 may be lowered by counter-doping, for example. Guard regions 32 and 34 may be formed surrounding p-well block region 30 for providing additional noise isolation between first circuit block 22 and second circuit block 24. By way of example, guard regions 32 and 34 may represent areas surrounding p-well block region 30 with an intermediate amount of doping compared to the low-doped p-well block region 30. Guard regions 32 and 34, however, may not be as highly doped as the p+ doped regions 26, 28, for example. By way of example, guard regions 32 and 34 may have the same depth as the depth of the p-well block region 30. To provide additional noise isolation a first highly doped region 26 may be formed between guard region 32 and first circuit block 22. A second highly doped region 28 may be formed between guard region 34 and second circuit block 24. First highly doped region 26 and second highly doped region 28 may be grounded. By way of example, first highly doped region 26 and second highly doped region 28 may be doped using a p-type dopant, such as boron or indium, to achieve a p+ type of doping.
  • FIG. 3, consistent with an embodiment, shows a top view of a p-well block region 30 formed as a wall between first circuit block 22 and second circuit block 24. Guard regions 32 and 34 may be formed as a ring surrounding the wall shaped p-well block region. First highly doped region 26 may be formed between guard region 32 and first circuit block 22. Second highly doped region 28 may be formed between guard region 34 and second circuit block 24.
  • FIG. 4, consistent with another embodiment, shows a top view of a p-well region formed 130 as ring formed between first circuit block 122 and second circuit block 124. Guard regions 132 and 134 may be formed as rings surrounding the ring shaped p-well block region 130. First highly doped region 126 may be formed between guard region 132 and first circuit block 122. Second highly doped region 128 may be formed between guard region 134 and second circuit block 124. Although FIGS. 3 and 4 show only two exemplary circuit blocks, integrated circuit 10 may include additional circuit blocks with additional noise isolation structures.
  • Referring now to FIG. 5, FIG. 5 shows an integrated circuit 100 comprising the same elements as of FIG. 2, and further including a dielectric layer 35 formed over at least p-well block region 30 and guard regions 32 and 34. In addition, by way of example, a conductive shield 36 may be formed over dielectric layer 35. Conductive shield 36 may be grounded to provide additional noise isolation between first circuit block 22 and second circuit block 24. Although FIG. 5 shows only one dielectric layer between conductive shield 36 and p-well block region 30, additional layers may be formed between conductive shield 36 and p-well block region 30. Further, an interconnect (not shown) connecting first circuit block 22 to second circuit block 24 may be formed at a greater distance from a top surface of substrate 12 in a region directly above p-well block region 30 than other regions above substrate 12. Additionally, conductive shield 36 may be positioned such that an area occupied by conductive shield 36 over first circuit block 22 is different from an area occupied by the conductive shield 36 over second circuit block 24. This may be achieved for example, by altering one or both of the length and the width of conductive shield 36. Additionally and/or alternatively, at least one interconnect may be positioned such that an area occupied by the at least one interconnect over first circuit block 22 is different from an area occupied by the at least one interconnect over second circuit block 24. This may be achieved for example, by altering one or both of length and width of the at least one interconnect.
  • Referring now to FIG. 6, FIG. 6 shows an integrated device 110 having trenches 40 and 42, in addition to the elements of integrated circuit 10 of FIG. 2. Trenches 40 and 42 may provide additional noise isolation between first circuit block 22 and second circuit block 24. Although FIG. 6 shows trenches 40 and 42 extending beyond guard regions 32 and 34, trenches 40 and 42 may be only as deep as guard regions 32 and 34, respectively.
  • FIG. 7 shows an integrated device 120 having a dielectric layer 35 and a conductive shield 36, in addition to elements of integrated circuit 110 of FIG. 6. Conductive shield 36 may be grounded to provide additional noise isolation between first circuit block 22 and second circuit block 24. Although FIG. 5 shows only one dielectric layer between conductive shield 36 and p-well block region 30, additional layers may be formed between conductive shield 36 and p-well block region 30. Further, an interconnect (not shown) connecting first circuit block 22 to second circuit block 24 may be formed at a greater distance from a top surface of substrate 12 in a region directly above p-well block region 30 than other regions above substrate 12. Additionally, conductive shield 36 may be positioned such that an area occupied by conductive shield 36 over first circuit block 22 is different from an area occupied by the conductive shield 36 over second circuit block 24. This may be achieved for example, by altering one or both of length and width of conductive shield 36. Additionally and/or alternatively, at least one interconnect may be positioned such that an area occupied by the at least one interconnect over first circuit block 22 is different from an area occupied by the at least one interconnect over second circuit block 24. This may be achieved for example, by altering one or both of the length and the width of the at least one interconnect.
  • In the foregoing specification, specific embodiments have been described. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the inventive subject matter as set forth in the claims below. For example, although the p-well block region has been described as placed between two circuit blocks to provide noise isolation between the two circuit blocks, p-well block region may also be placed between ESD pads or digital pads. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the inventive subject matter.
  • Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.

Claims (20)

1. An integrated circuit, comprising:
a first circuit block formed in a substrate;
a second circuit block formed in the substrate; and
a plurality of regions formed between the first circuit block and the second circuit block, wherein the plurality of regions are configured to provide noise isolation between the first circuit block and the second circuit block, and the plurality of regions includes:
a p-well block region formed in the substrate, which has a first doping concentration of a p-type dopant, wherein the p-well block region is a ring formed so that at least a portion of the ring is positioned between the first circuit block and the second circuit block, and wherein the p-well block region does not include any active region therein,
a first portion of a guard region formed in the substrate between the p-well block region and the first circuit block, wherein the first portion of the guard region has a second doping concentration of a p-type dopant,
a second portion of the guard region formed in the substrate between the p-well block region and the second circuit block, wherein the second portion of the guard region has the second doping concentration,
a first grounded highly doped region formed in the substrate between the first portion of the guard region and the first circuit block, wherein the first grounded highly doped region has a third doping concentration of a p-type dopant, and
a second grounded highly doped region formed in the substrate between the second portion of the guard region and the second circuit block, wherein the second grounded highly doped region has the third doping concentration, and wherein the second doping concentration is higher than the first doping concentration, and the third doping concentration is higher than the second doping concentration.
2. The integrated circuit of claim 1, wherein the p-well block region is a ring formed surrounding the first circuit block.
3. The integrated circuit of claim 1, wherein the first portion of the guard region is a ring formed surrounding the first circuit block.
4. The integrated circuit of claim 1, wherein the first portion of the guard region is a ring formed surrounding the p-well block region.
5. The integrated circuit of claim 1, further comprising a first trench formed between the p-well block region and the first portion of the guard region.
6. The integrated circuit of claim 5, wherein the first trench has a depth substantially deeper than the p-well block region and the first portion of the guard region.
7. The integrated circuit of claim 5, further comprising a second trench formed between the p-well block region and the second portion of the guard region.
8. The integrated circuit of claim 7, wherein the second trench has a depth substantially deeper than the p-well block region and the second portion of the guard region.
9. The integrated circuit of claim 1, further comprising:
a dielectric layer formed at least over the p-well block region and the first and second portions of the guard region; and
a grounded conductive shield formed over the dielectric layer.
10. The integrated circuit of claim 9, wherein the grounded conductive shield is positioned such that an area occupied by the grounded conductive shield over the first circuit block is different from an area occupied by the grounded conductive shield over the second circuit block.
11. The integrated circuit of claim 1, further comprising:
at least one interconnect connecting the first circuit block to the second circuit block, which is formed at a greater distance from a top surface of the substrate in a region directly above the p-well block region than other regions above the substrate.
12. An integrated circuit, comprising:
a first circuit block formed in a substrate;
a second circuit block formed in the substrate;
a plurality of regions formed between the first circuit block and the second circuit block, wherein the plurality of regions are configured to provide noise isolation between the first circuit block and the second circuit block, and the plurality of regions includes:
a p-well block region formed in the substrate, which has a first doping concentration of a p-type dopant, wherein the p-well block region is at least partially positioned between the first circuit block and the second circuit block, and wherein the p-well block region does not include any active region therein,
a first portion of a guard region formed in the substrate between the p-well block region and the first circuit block, wherein the first portion of the guard region has a second doping concentration of a p-type dopant,
a first trench formed between the p-well block region and the first portion of the guard region,
a first grounded highly doped region formed in the substrate between the first portion of the guard region and the first circuit block, wherein the first grounded highly doped region has a third doping concentration of a p-type dopant, and wherein the second doping concentration is higher than the first doping concentration, and the third doping concentration is higher than the second doping concentration.
13. The integrated circuit of claim 12, wherein the first trench has a depth substantially deeper than the p-well block region and the first portion of the guard region.
14. The integrated circuit of claim 12, further comprising:
a second portion of the guard region formed in the substrate between the p-well block region and the second circuit block, wherein the second portion of the guard region has the second doping concentration.
15. The integrated circuit of claim 14, further comprising:
a second grounded highly doped region formed in the substrate between the second portion of the guard region and the second circuit block, wherein the second grounded highly doped region has the third doping concentration.
16. The integrated circuit of claim 14, further comprising a second trench formed between the p-well block region and the second portion of the guard region.
17. The integrated circuit of claim 16, wherein the second trench has a depth substantially deeper than the p-well block region and the second portion of the guard region.
18. The integrated circuit of claim 12, wherein the p-well block region is a ring surrounding the first circuit block.
19. The integrated circuit of claim 12, wherein the first portion of the guard region is a ring formed surrounding the first circuit block, between the first circuit block and the p-well block region.
20. The integrated circuit of claim 12, wherein the first grounded highly doped region is a ring formed surrounding the first circuit block, between the first circuit block and the p-well block region.
US12/512,616 2006-02-23 2009-07-30 Noise isolation between circuit blocks in an integrated circuit chip Abandoned US20090302440A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/512,616 US20090302440A1 (en) 2006-02-23 2009-07-30 Noise isolation between circuit blocks in an integrated circuit chip
US13/802,006 US9048110B2 (en) 2006-02-23 2013-03-13 Noise isolation between circuit blocks in an integrated circuit chip

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/360,285 US7608913B2 (en) 2006-02-23 2006-02-23 Noise isolation between circuit blocks in an integrated circuit chip
US12/512,616 US20090302440A1 (en) 2006-02-23 2009-07-30 Noise isolation between circuit blocks in an integrated circuit chip

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/360,285 Division US7608913B2 (en) 2006-02-23 2006-02-23 Noise isolation between circuit blocks in an integrated circuit chip

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/802,006 Division US9048110B2 (en) 2006-02-23 2013-03-13 Noise isolation between circuit blocks in an integrated circuit chip

Publications (1)

Publication Number Publication Date
US20090302440A1 true US20090302440A1 (en) 2009-12-10

Family

ID=38427330

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/360,285 Active 2027-04-04 US7608913B2 (en) 2006-02-23 2006-02-23 Noise isolation between circuit blocks in an integrated circuit chip
US12/512,616 Abandoned US20090302440A1 (en) 2006-02-23 2009-07-30 Noise isolation between circuit blocks in an integrated circuit chip
US13/802,006 Active 2026-05-22 US9048110B2 (en) 2006-02-23 2013-03-13 Noise isolation between circuit blocks in an integrated circuit chip

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/360,285 Active 2027-04-04 US7608913B2 (en) 2006-02-23 2006-02-23 Noise isolation between circuit blocks in an integrated circuit chip

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/802,006 Active 2026-05-22 US9048110B2 (en) 2006-02-23 2013-03-13 Noise isolation between circuit blocks in an integrated circuit chip

Country Status (7)

Country Link
US (3) US7608913B2 (en)
EP (1) EP1989738B1 (en)
JP (1) JP5301290B2 (en)
KR (1) KR101342877B1 (en)
CN (1) CN101432881B (en)
TW (1) TWI427762B (en)
WO (1) WO2007098303A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220028731A1 (en) * 2017-08-21 2022-01-27 Samsung Electronics Co., Ltd. Three-dimensional semiconductor device

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7881679B1 (en) 2007-03-14 2011-02-01 Rf Micro Devices, Inc. Method and apparatus for integrating power amplifiers with phase locked loop in a single chip transceiver
US9202760B2 (en) * 2012-06-26 2015-12-01 Infineon Technologies Ag Semiconductor devices and structures
US8957496B2 (en) 2013-04-17 2015-02-17 Freescale Semiconductor, Inc. Integrated circuit chip with discontinuous guard ring
JP7091130B2 (en) * 2018-05-08 2022-06-27 キオクシア株式会社 Semiconductor storage device
US10615252B2 (en) 2018-08-06 2020-04-07 Nxp Usa, Inc. Device isolation
WO2020133530A1 (en) * 2018-12-29 2020-07-02 华为技术有限公司 Signal isolation apparatus and signal isolation method

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5196920A (en) * 1992-04-21 1993-03-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device for limiting capacitive coupling between adjacent circuit blocks
US5475255A (en) * 1994-06-30 1995-12-12 Motorola Inc. Circuit die having improved substrate noise isolation
US6057588A (en) * 1996-06-27 2000-05-02 Nec Corporation Semiconductor integrated circuit device with digital circuit and analog circuit on common substrate and fabrication process therefor
US6424022B1 (en) * 2000-03-12 2002-07-23 Mobilink Telecom, Inc. Guard mesh for noise isolation in highly integrated circuits
US6563181B1 (en) * 2001-11-02 2003-05-13 Motorola, Inc. High frequency signal isolation in a semiconductor device
US20040061183A1 (en) * 2002-10-01 2004-04-01 International Business Machines Corporation Multiple chip guard rings for integrated circuit and chip guard ring interconnect
US6737713B2 (en) * 2001-07-03 2004-05-18 Tripath Technology, Inc. Substrate connection in an integrated power circuit
US20040099906A1 (en) * 2002-11-26 2004-05-27 Mosel Vitelic Corporation Trench isolation without grooving
US20040099878A1 (en) * 2002-11-26 2004-05-27 Motorola, Inc. Structure to reduce signal cross-talk through semiconductor substrate for system on chip applications
US20040142528A1 (en) * 2001-08-30 2004-07-22 Micron Technology, Inc. Decoupling capacitor for high frequency noise immunity
US20060060934A1 (en) * 2004-09-17 2006-03-23 Wai-Yi Lien Method and structure for isolating substrate noise
US7071530B1 (en) * 2005-01-27 2006-07-04 International Business Machines Corporation Multiple layer structure for substrate noise isolation
US7541652B1 (en) * 2004-05-05 2009-06-02 Xilinx, Inc. Substrate coupled noise isolation for integrated circuits

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5772376A (en) * 1980-10-24 1982-05-06 Hitachi Ltd Protective circuit device for semiconductor
JPS61214550A (en) * 1985-03-20 1986-09-24 Hitachi Ltd Semiconductor device
US4853759A (en) * 1986-09-29 1989-08-01 American Microsystems, Inc. Integrated circuit filter with reduced die area
JP3036752B2 (en) * 1988-12-21 2000-04-24 九州日本電気株式会社 Semiconductor device
JP3251735B2 (en) * 1992-09-25 2002-01-28 株式会社東芝 Semiconductor integrated circuit device
US5623159A (en) * 1994-10-03 1997-04-22 Motorola, Inc. Integrated circuit isolation structure for suppressing high-frequency cross-talk
GB2341272B (en) * 1998-09-03 2003-08-20 Ericsson Telefon Ab L M High voltage shield
US6479869B1 (en) * 1999-10-01 2002-11-12 Rohm Co., Ltd. Semiconductor device with enhanced protection from electrostatic breakdown
JP4424830B2 (en) * 2000-06-30 2010-03-03 Ｏｋｉセミコンダクタ株式会社 Semiconductor device
JP3834212B2 (en) * 2001-05-22 2006-10-18 Ｎｅｃエレクトロニクス株式会社 Semiconductor integrated circuit device
US6747294B1 (en) * 2002-09-25 2004-06-08 Polarfab Llc Guard ring structure for reducing crosstalk and latch-up in integrated circuits
US6900969B2 (en) * 2002-12-11 2005-05-31 Texas Instruments Incorporated ESD protection with uniform substrate bias
JP3784382B2 (en) * 2003-07-17 2006-06-07 株式会社半導体理工学研究センター Semiconductor integrated circuit
US7851860B2 (en) * 2004-03-26 2010-12-14 Honeywell International Inc. Techniques to reduce substrate cross talk on mixed signal and RF circuit design

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5196920A (en) * 1992-04-21 1993-03-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device for limiting capacitive coupling between adjacent circuit blocks
US5475255A (en) * 1994-06-30 1995-12-12 Motorola Inc. Circuit die having improved substrate noise isolation
US6057588A (en) * 1996-06-27 2000-05-02 Nec Corporation Semiconductor integrated circuit device with digital circuit and analog circuit on common substrate and fabrication process therefor
US6424022B1 (en) * 2000-03-12 2002-07-23 Mobilink Telecom, Inc. Guard mesh for noise isolation in highly integrated circuits
US6737713B2 (en) * 2001-07-03 2004-05-18 Tripath Technology, Inc. Substrate connection in an integrated power circuit
US20040142528A1 (en) * 2001-08-30 2004-07-22 Micron Technology, Inc. Decoupling capacitor for high frequency noise immunity
US6563181B1 (en) * 2001-11-02 2003-05-13 Motorola, Inc. High frequency signal isolation in a semiconductor device
US20040061183A1 (en) * 2002-10-01 2004-04-01 International Business Machines Corporation Multiple chip guard rings for integrated circuit and chip guard ring interconnect
US20040099906A1 (en) * 2002-11-26 2004-05-27 Mosel Vitelic Corporation Trench isolation without grooving
US20040099878A1 (en) * 2002-11-26 2004-05-27 Motorola, Inc. Structure to reduce signal cross-talk through semiconductor substrate for system on chip applications
US7541652B1 (en) * 2004-05-05 2009-06-02 Xilinx, Inc. Substrate coupled noise isolation for integrated circuits
US20060060934A1 (en) * 2004-09-17 2006-03-23 Wai-Yi Lien Method and structure for isolating substrate noise
US7071530B1 (en) * 2005-01-27 2006-07-04 International Business Machines Corporation Multiple layer structure for substrate noise isolation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220028731A1 (en) * 2017-08-21 2022-01-27 Samsung Electronics Co., Ltd. Three-dimensional semiconductor device

Also Published As

Publication number Publication date
TWI427762B (en) 2014-02-21
EP1989738B1 (en) 2015-03-11
JP5301290B2 (en) 2013-09-25
KR101342877B1 (en) 2013-12-19
EP1989738A4 (en) 2012-07-25
JP2009527927A (en) 2009-07-30
WO2007098303A3 (en) 2009-01-29
US20070194394A1 (en) 2007-08-23
TW200802795A (en) 2008-01-01
US20130207229A1 (en) 2013-08-15
US7608913B2 (en) 2009-10-27
EP1989738A2 (en) 2008-11-12
CN101432881A (en) 2009-05-13
US9048110B2 (en) 2015-06-02
WO2007098303A2 (en) 2007-08-30
KR20080109731A (en) 2008-12-17
CN101432881B (en) 2010-12-08

Similar Documents

Publication Publication Date Title
US9048110B2 (en) Noise isolation between circuit blocks in an integrated circuit chip
US8148774B2 (en) Method of fabricating semiconductor device with a high breakdown voltage between neighboring wells
KR100579780B1 (en) A semiconductor device and method for manufacturing the same
CN101847663B (en) Transient voltage suppressor (TVS) and method for forming same
US7511346B2 (en) Design of high-frequency substrate noise isolation in BiCMOS technology
KR100909346B1 (en) High Frequency Signal Isolation in Semiconductor Devices
US20010028096A1 (en) Semiconductor devices which have analog and digital circuits integrated on a common substrate
US20100102414A1 (en) Semiconductor device
CN109728010A (en) Integrated chip and forming method thereof
CN111628034A (en) Method for manufacturing photoelectric detection device
ITMI20072340A1 (en) DEEP GUARD REGIONS IMPROVED TO REDUCE LATCH-UP IN ELECTRONIC DEVICES
JP2009135493A (en) Electrostatic discharge protection device and method for manufacturing same
US7468546B2 (en) Semiconductor device with a noise prevention structure
US7598575B1 (en) Semiconductor die with reduced RF attenuation
US7525172B2 (en) Semiconductor device
JP2006313861A (en) Semiconductor device
US7008815B1 (en) Method of manufacturing a self-aligned guard ring of a photo diode
CN107393915B (en) Transient voltage suppressor and method of manufacturing the same
EP1443564B1 (en) Semiconductor device in which punchthrough is prevented
WO2023189964A1 (en) Semiconductor device and method for manufacturing semiconductor device
KR100372072B1 (en) Semiconductor device and method for manufacturing the same
KR100707594B1 (en) Thyristor-type isolation sturcture of semiconductor device
JP2006286696A (en) Semiconductor device and its manufacturing method

Legal Events

Date Code Title Description
AS Assignment

Owner name: CITIBANK, N.A.,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:023882/0834

Effective date: 20091030

Owner name: CITIBANK, N.A., NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:023882/0834

Effective date: 20091030

AS Assignment

Owner name: CITIBANK, N.A.,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024085/0001

Effective date: 20100219

Owner name: CITIBANK, N.A., NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024085/0001

Effective date: 20100219

AS Assignment

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424

Effective date: 20130521

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0854

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:038017/0058

Effective date: 20160218

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:039361/0212

Effective date: 20160218

AS Assignment

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001

Effective date: 20160622

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042762/0145

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:042985/0001

Effective date: 20160218

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050745/0001

Effective date: 20190903

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0387

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051030/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051029/0001

Effective date: 20160218

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT;ASSIGNOR:NXP B.V.;REEL/FRAME:051145/0184

Effective date: 20160218

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421

Effective date: 20151207

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001

Effective date: 20160622

AS Assignment

Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001

Effective date: 20160912