US20090267141A1 - Method for fabricating silicon carbide vertical mosfet devices - Google Patents
Method for fabricating silicon carbide vertical mosfet devices Download PDFInfo
- Publication number
- US20090267141A1 US20090267141A1 US12/498,630 US49863009A US2009267141A1 US 20090267141 A1 US20090267141 A1 US 20090267141A1 US 49863009 A US49863009 A US 49863009A US 2009267141 A1 US2009267141 A1 US 2009267141A1
- Authority
- US
- United States
- Prior art keywords
- layer
- drift layer
- type
- drift
- ohmic contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 32
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 title claims description 14
- 229910010271 silicon carbide Inorganic materials 0.000 title claims description 13
- 239000000463 material Substances 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 239000002019 doping agent Substances 0.000 claims description 15
- 239000010410 layer Substances 0.000 description 140
- 230000015572 biosynthetic process Effects 0.000 description 11
- 238000002513 implantation Methods 0.000 description 11
- 229910003468 tantalcarbide Inorganic materials 0.000 description 10
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 9
- 229910052715 tantalum Inorganic materials 0.000 description 7
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 230000000903 blocking effect Effects 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 238000000407 epitaxy Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000000779 depleting effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910002804 graphite Inorganic materials 0.000 description 1
- 239000010439 graphite Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000006263 metalation reaction Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
Definitions
- the invention relates generally to power semiconductor switching devices and, more particularly, to a method for forming silicon carbide vertical MOSFET devices having improved channel length uniformity for decreased channel resistance.
- Silicon carbide is a wide band gap material having a maximum breakdown electric field larger than that of silicon by about one order of magnitude. Thus, SiC has been considered as an advantageous material for use in the manufacture of next generation power semiconductor devices. Such devices include, for example, Schottky diodes, thyristors and vertical MOSFETs (metal oxide semiconductor field effect transistors).
- MOSFETs have a different structure than commonly known “lateral” MOSFETs, in that their electrical flow path is vertical and not planar.
- the current and breakdown voltage ratings of the MOSFET are both a function of the channel dimensions (respectively, the width and length of the channel), resulting in inefficient use of the device real estate.
- the voltage rating of the transistor is a function of the doping and thickness of the epitaxial layer, while the current rating is a function of the channel width and length. This makes it possible for the transistor to sustain both high blocking voltage and high current within a compact piece of semiconductor material.
- selective area P-well regions are formed within a surface layer of a lightly doped N ⁇ drift layer (in an N-type device).
- selective area N+ source regions and more heavily doped P+ regions are formed within each P-well region to facilitate the vertical flow of drift current.
- a device channel length is thereby defined by the distance between the outer edges of the N+ source region and the outer edges of the P-well containing the N+ source region.
- SiC power switching device e.g., DMOSFET
- a method of forming a vertical MOSFET device including forming a trench within a drift layer substrate, the drift layer comprising a first polarity type, the trench generally defining a well region of a second polarity type opposite the first polarity type.
- An ohmic contact layer is formed within a bottom surface of the trench, the ohmic contact layer comprising a material of the second polarity type.
- a layer of the second polarity type is epitaxially grown over the drift layer, sidewall surfaces of the trench, and the ohmic contact layer.
- a layer of the first polarity type is epitaxially grown over the epitaxially grown layer of the second polarity type so as to refill the trench, and the epitaxially grown layers of the first and second polarity type are planarized so as to expose an upper surface of the drift layer substrate.
- a method of forming a vertical MOSFET device includes forming a drift layer over a drain region substrate, the drift layer and drain region comprising a first polarity type with the drain having a greater dopant concentration with respect to the drift layer; forming a trench within the drift layer, the trench generally defining a well region of a second polarity type opposite the first polarity type; forming an ohmic contact layer within a bottom surface of the trench, the ohmic contact layer comprising a material of the second polarity type; epitaxially growing a well region layer of the second polarity type over the drift layer, sidewall surfaces of the trench, and the ohmic contact layer; epitaxially growing a source layer of the first polarity type over the well region layer so as to refill the trench; planarizing the epitaxially grown source layer and well region layers so as to expose an upper surface of the drift layer; forming a gate insulating layer over the upper surface of the drift layer, the well region layer and the source
- a method of forming a superjunction vertical MOSFET device includes forming a doped drain region substrate of a first conductivity type; forming a drift layer over the drain region substrate, the drift layer comprising the first conductivity type; forming a plurality of trenches within the drift layer, extending down to the top of the drain region substrate; and filling the plurality of trenches by epitaxial growth of a material of a second conductivity type opposite the first conductivity type.
- vertical MOSFET device in another embodiment, includes a drift layer formed over a drain region substrate, the drift layer and drain region comprising a first polarity type with the drain having a greater dopant concentration with respect to the drift layer.
- An ohmic contact layer is formed within an upper region of the drift layer, the ohmic contact layer comprising a material of the second polarity type.
- a well region layer of the second polarity type is formed atop the ohmic contact layer, wherein the ohmic contact layer comprises a greater dopant concentration than the well region layer.
- a source layer of the first polarity type is formed within the well region layer, and a gate insulating layer is formed over an upper surface of the drift layer, the well region layer and the source layer.
- a gate electrode contact is formed over a portion of the gate insulating layer, and a source electrode contact is formed within the source layer, the well region layer and the ohmic contact layer.
- FIG. 1 is a partial cross sectional view of an N-type, SiC vertical MOSFET having a device channel defined by dopant implantation steps.
- FIGS. 2 through 11 are a series process flow diagrams illustrating a method of forming a vertical MOSFET device, in accordance with an embodiment of the invention.
- FIGS. 12 through 14 illustrate an alternative process for forming the ohmic contact region, in accordance with an alternative embodiment of the invention, in which the ohmic contact region is epitaxially grown.
- FIGS. 15 through 17 illustrate an alternative process for forming the ohmic contact region, in accordance with an alternative embodiment of the invention, in which the ohmic contact region is grown by selective epitaxy.
- FIGS. 18 and 19 illustrate an alternative process for the selective epitaxy in FIGS. 15-17 .
- FIGS. 20 through 24 are a series of process flow diagrams illustrating a method of forming a vertical superjunction MOSFET device, in accordance with still another embodiment of the invention.
- Embodiments of the invention disclosed herein include a method for forming silicon carbide vertical MOSFET devices having improved channel length uniformity for decreased channel resistance.
- conventional dopant implantation within a well region of a drift layer e.g., P-well of an N ⁇ drift region
- epitaxial regrowth within a formed trench followed by planarization to achieve a device having a uniform, short channel length.
- Further embodiments are contemplated so as to result in an ion-implant-free self-aligned process.
- the presently disclosed epitaxial regrowth embodiment are also contemplated for use in the formation of the so-called “superjunction” devices, in which a drift layer includes alternating columns of opposite polarity dopant.
- the vertical MOSFET cell 100 includes a P-well region 102 formed within a top surface of an N ⁇ drift layer 104 , and an N+ source region 106 formed within the P-well region 102 .
- a gate electrode 108 is formed on a gate insulating film 110 , and over a portion of the P-well region 102 interposed between the N+ source region 106 and an exposed surface portion of the N ⁇ drift layer 104 .
- MOSFET 100 further includes a drain electrode 116 formed in contact with the bottom surface of an N+ drain region 118 .
- a positive voltage applied to the gate electrode 108 induces an inversion layer in the surface of the P-well 102 directly beneath the gate insulating film 110 , such that current flows between the source electrode 112 and drain electrode 116 (via a channel region 118 and the N-drift layer 104 ). If the positive voltage to the gate electrode 108 is removed, the inversion layer beneath the gate insulating film 110 in the P-well 102 disappears and a depletion layer spreads out, thereby blocking current flow through the P-well 102 .
- the P-well region 102 is typically formed through implantation of the N ⁇ drift layer 104 by a suitable P-type dopant (e.g., boron, aluminum). Subsequently, the N+ source region 106 (doped by a suitable N-type dopant such as nitrogen or phosphorus) and the more greatly doped P+ region 114 are also formed within the P-well region 102 through similar dopant implantation steps. As also indicated above, however, the use of dopant implantation steps to form each of the dopant regions can result in inconsistent channel lengths, implant damage to the semiconductor or crystal lattice, and increased channel resistance.
- a suitable P-type dopant e.g., boron, aluminum
- the N+ source region 106 doped by a suitable N-type dopant such as nitrogen or phosphorus
- the more greatly doped P+ region 114 are also formed within the P-well region 102 through similar dopant implantation steps.
- FIGS. 2 through 11 illustrate an exemplary process flow sequence for forming a vertical MOSFET device, in accordance with an embodiment of the invention.
- an N-type drift layer 200 is epitaxially grown on a N-type substrate 202 that includes an N+ drain region formed at the bottom end thereof.
- a trench 206 is etched within the N-type drift region 200 , and a P+ region 208 is formed at the bottom of the trench 206 .
- the trench 206 generally defines the P-well region of the vertical MOSFET device.
- the P+ region 208 may be formed by implantation of a suitable dopant material (e.g., aluminum, boron) as shown in FIG. 3 .
- a suitable dopant material e.g., aluminum, boron
- the P+ implant material 208 is also formed along the top surface of the drift layer 200 outside the trench. Alternatively, however, the P+ region 208 may also be formed through epitaxial growth (as illustrated in further detail hereinafter). It will already be noted at this point that, as opposed to the structure shown in FIG. 1 , the P+ region 208 is disposed at the bottom portion of the P-well instead of at the top portion thereof.
- a P-type layer 210 is then epitaxially grown over the entire surface of the device, including the sidewalls of the trench 206 and P+ region 208 .
- the uniformity in thickness of the P-type layer 210 will ultimately define the channel length of the MOSFET device, since the vertical sidewall thickness of the P-type layer 210 is substantially the same as its horizontal thickness.
- the P-type layer material of the P-well region is grown (instead of being formed through ion implantation), the channel region is spared from any adverse effects of implantation.
- an N+ (source) layer 212 is epitaxially grown over the P-type layer 210 .
- the epitaxial/refill approach avoids potential damage and misalignment of doped regions from multiple lithography steps.
- the N+ layer 212 and P-type layer 210 are planarized down to the top of the trench so as to expose the N-type drift layer 200 .
- the planarization step also removes the P+ 208 layer completely from the top surface of the drift layer 200 , but without consuming the N+ layer 212 .
- the planarization can be carried out in a single step (e.g., through chemical mechanical polishing (CMP)) or by an initial CMP step to remove topography, followed by a reactive ion etch (RIE) down to the level of the N ⁇ drift layer 200 .
- CMP chemical mechanical polishing
- RIE reactive ion etch
- the gate insulating and ohmic contact metal layers are formed as generally shown in FIGS. 7 through 11 .
- various back end of line (BEOL) structures e.g., dielectrics, passivation layers, overlay metal layers, etc.
- BEOL back end of line
- a gate insulating layer 214 is grown over the N ⁇ drift layer 200 , P-type layer 210 and N+ layer 212 , followed by the formation and patterning of a gate electrode layer 216 in FIG. 8 .
- dielectric layer 218 is patterned with a via that is etched through gate insulating layer 214 , N+ layer 212 and P-type layer 210 so as to expose the P+ layer 208 at the bottom of the P-well region.
- the via in dielectric layer 218 is widened so as to allow for additional removal of the gate insulating layer 214 to allow for sufficient ohmic contact between the N+ layer 212 and the P-well region.
- a drain electrode contact material 204 is formed at the bottom surface of the N-type substrate 202 .
- a source electrode contact material 220 is formed within the etched portions of the P-well region, after which overlay metal and passivation layers (as is known in the art) may be formed.
- one variation on the formation of the P+ ohmic contact layer 208 in FIG. 3 is to grow the P+ layer epitaxially, in lieu of ion implantation.
- the formation of an epitaxially grown P+ layer 1208 is thus illustrated in FIG. 12 .
- the epitaxial P+ layer 1208 is conformally grown, the portions thereof on the sidewalls of the trench 206 are to be removed in order for the device to function.
- the device is subjected to a thermal oxidation process that is anisotropic with respect to vertical surfaces. More specifically, the oxidation rate of vertical surfaces is roughly 5 times that of the horizontal surfaces.
- the oxidation serves to selectively “consume” the P+ layer on the sidewall in its entirety, while only consuming a small portion of the P+ layer on the planar surface.
- the P-type layer 210 and N+ layer 212 are then epitaxially grown, as shown in FIG. 14 .
- the device is then planarized, as shown for example in FIG. 6 discussed above.
- the P+ ohmic contact layer could also be selectively grown.
- the N ⁇ drift layer 200 is first provided with a blanket layer that blocks epitaxial growth (such as tantalum carbide, for example) prior to trench etching
- the epitaxially grown layer 1508 is only formed on the sidewall surfaces of the trench 206 , and not on the tantalum carbide layer 1502 , as shown in FIG. 15 .
- the portion of the P+ layer 1508 along the sidewalls of the trench would then be removed prior to P-well material formation, as shown in FIG. 16 . Similar to the embodiment shown in FIG. 13 , this may be implemented through a thermal oxidation process that is anisotropic with respect to vertical surfaces.
- the remaining TaC may be removed (such as through wet etching, for example) prior to further processing, as shown in FIG. 17 .
- selective epitaxial growth can be implemented in a manner that avoids growth of the P+ layer on the trench sidewalls.
- the tantalum carbide layer 1802 is formed on both the top surface of the drift layer 200 , as well as the sidewalls of the trench 206 . This may be accomplished, for example by forming an initial tantalum layer over the drift layer 200 prior to trench formation. After etching of the trench 206 , a thinner film of tantalum can then be sputtered over initial tantalum layer on the top of the drift layer 200 , as well as the sidewall and bottom surfaces of the trench 206 .
- the thinner tantalum layer is removed from the bottom surface of the trench 206 , while the thin sidewall tantalum material remains (as well as the first, thicker tantalum layer on top of the drift layer 200 ).
- the P+ layer 1808 is grown selectively on the bottom surface of the trench 206 in FIG. 18 .
- the remaining tantalum carbide material is then removed, as shown in FIG. 19 , and processing as described above can continue for formation of the subsequent P-type and N+ epitaxial layers. It will be noted that as a result of the small gap between the sides of the P+ layer 1808 and trench sidewalls, subsequent epitaxial growth may require polishing due to a lack of flatness.
- alignment registration marks may be desirable for facilitating alignment of contacts and gate metal layers to the grown and planarized epitaxial layers.
- many of the standard processing techniques such as metal deposition and patterning, or selective etching of registration marks, for example
- one suitable alternative is to selectively etch trenches that are deeper than the intended regrowth/planarized regions. Such trenches will not, as a result, be completely removed by the planarization process.
- the trench becomes “too filled” during the epitaxial regrowth process it may be filled with a material that can block epitaxial growth, such as tantalum carbide or graphite for example.
- Another alternative for creating alignment marks is to etch the alignment marks into the back surface of the wafer, and thereafter utilizing a front-to-back alignment tool. While the backside is left relatively untouched through the epitaxial and planarization processes (and thus provides a suitable alignment approach), the tolerances thereof are not as good with respect to a standard frontside alignment technique. Still another option for creating alignment marks is to mask the SiC substrate with a patterned layer that blocks epitaxial growth, and that is also easily visible. In this regard, tantalum carbide may again be a suitable material for blocking epitaxial regrowth.
- the epitaxial regrowth process will cause the tantalum carbide to remain in a trench. If a dry etching based planarization is used, the tantalum carbide will act as an etch-stop layer, and will survive the planarization process. Still another technique for maintaining alignment registration marks may be to etch the SiC in the device regions, leaving pillars of protected SiC for alignment marks. If a dry-etch based planarization technique is used, these higher pillars will survive since the alignment marks are tall, while the channel regrowth areas are still relatively short.
- FIGS. 20 through 24 illustrate the applicability of the above described approach of trench formation/epitaxial regrowth to SiC superjunction devices, in accordance with still a further embodiment of the invention.
- a superjunction device the tradeoff between device on-resistance and breakdown voltage as addressed by (in lieu of a homogeneous N ⁇ drift layer in an N-type device) providing the drift layer with a plurality of P-type columns beneath the P-well regions of the device.
- the drift layer comprises a series of regions having alternating conductivity.
- the breakdown voltage of the device is increased since depletion layers extend laterally from the p-n junctions extending vertically across the drift layer in the “off” state of the device, completely depleting the drift layer.
- such P-type columns would be defined within the N ⁇ substrate 200 (shown in FIG. 20 ) through implantation.
- the N ⁇ substrate 200 is patterned with a mask 2102 so as to expose portions of the substrate 200 where P-type columns are desired.
- the N ⁇ material is etched down to the level of the N+ drain region 202 .
- the resulting “deep” trenches (e.g., about 50 to 100 ⁇ m) 2104 having a relatively high aspect ratio (e.g. about 10 to 20) are then filled with a P-type material through selective epitaxy and thereafter planarized.
- FIG. 23 The superjunction drift layer having P-type columns 2106 is illustrated in FIG. 23 .
- the remaining device structures can be formed by conventional means (e.g., through implantation), or through the above described etching/epitaxial fill approach.
- FIG. 24 illustrates the embodiment of FIG. 11 formed using a superjunction layer as shown in FIGS. 20 through 23 .
- the epitaxial refilling technique can also be used as a substitute in the formation of other types of devices including, but not limited to: planar MOSFETs, JFETs, IGBTs, BJTs, Schottky diodes, etc.
- other portions of vertical devices such as epitaxially grown body contacts and/or guard rings may be formed, thereby facilitating a completely implant free process.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A method of forming a vertical MOSFET device includes forming a trench within a drift layer substrate, the drift layer comprising a first polarity type, the trench generally defining a well region of a second polarity type opposite the first polarity type. An ohmic contact layer is formed within a bottom surface of the trench, the ohmic contact layer comprising a material of the second polarity type. A layer of the second polarity type is epitaxially grown over the drift layer, sidewall surfaces of the trench, and the ohmic contact layer. A layer of the first polarity type is epitaxially grown over the epitaxially grown layer of the second polarity type so as to refill the trench, and the epitaxially grown layers of the first and second polarity type are planarized so as to expose an upper surface of the drift layer substrate.
Description
- The invention relates generally to power semiconductor switching devices and, more particularly, to a method for forming silicon carbide vertical MOSFET devices having improved channel length uniformity for decreased channel resistance.
- Silicon carbide (SiC) is a wide band gap material having a maximum breakdown electric field larger than that of silicon by about one order of magnitude. Thus, SiC has been considered as an advantageous material for use in the manufacture of next generation power semiconductor devices. Such devices include, for example, Schottky diodes, thyristors and vertical MOSFETs (metal oxide semiconductor field effect transistors).
- Most power MOSFETs have a different structure than commonly known “lateral” MOSFETs, in that their electrical flow path is vertical and not planar. With a lateral structure, the current and breakdown voltage ratings of the MOSFET are both a function of the channel dimensions (respectively, the width and length of the channel), resulting in inefficient use of the device real estate. With a vertical structure, the voltage rating of the transistor is a function of the doping and thickness of the epitaxial layer, while the current rating is a function of the channel width and length. This makes it possible for the transistor to sustain both high blocking voltage and high current within a compact piece of semiconductor material.
- In a conventionally formed vertical MOSFET (also referred to as a DMOSFET, or generally DMOS), selective area P-well regions are formed within a surface layer of a lightly doped N− drift layer (in an N-type device). In turn, selective area N+ source regions and more heavily doped P+ regions (for ohmic contact to the P-well) are formed within each P-well region to facilitate the vertical flow of drift current. A device channel length is thereby defined by the distance between the outer edges of the N+ source region and the outer edges of the P-well containing the N+ source region.
- Because such regions within the drift layer are conventionally formed by dopant implantation using lithographically patterned masks, there is the potential for inconsistent channel lengths, as well as damage to the channel region due to the implantation steps themselves. These can, in turn, result in increased channel resistance. Moreover, the formation of multiple doped regions results in the use of several lithography mask levels, which increases device manufacturing costs and decreases throughput.
- Accordingly, it would be desirable to be able to manufacture a SiC power switching device (e.g., DMOSFET) that provides a more uniform aligned channel with decreased resistance.
- The above and other drawbacks and deficiencies of the prior art may be overcome or alleviated by an embodiment of a method of forming a vertical MOSFET device, including forming a trench within a drift layer substrate, the drift layer comprising a first polarity type, the trench generally defining a well region of a second polarity type opposite the first polarity type. An ohmic contact layer is formed within a bottom surface of the trench, the ohmic contact layer comprising a material of the second polarity type. A layer of the second polarity type is epitaxially grown over the drift layer, sidewall surfaces of the trench, and the ohmic contact layer. A layer of the first polarity type is epitaxially grown over the epitaxially grown layer of the second polarity type so as to refill the trench, and the epitaxially grown layers of the first and second polarity type are planarized so as to expose an upper surface of the drift layer substrate.
- In another embodiment, a method of forming a vertical MOSFET device includes forming a drift layer over a drain region substrate, the drift layer and drain region comprising a first polarity type with the drain having a greater dopant concentration with respect to the drift layer; forming a trench within the drift layer, the trench generally defining a well region of a second polarity type opposite the first polarity type; forming an ohmic contact layer within a bottom surface of the trench, the ohmic contact layer comprising a material of the second polarity type; epitaxially growing a well region layer of the second polarity type over the drift layer, sidewall surfaces of the trench, and the ohmic contact layer; epitaxially growing a source layer of the first polarity type over the well region layer so as to refill the trench; planarizing the epitaxially grown source layer and well region layers so as to expose an upper surface of the drift layer; forming a gate insulating layer over the upper surface of the drift layer, the well region layer and the source layer; forming a gate electrode contact over a portion of the gate insulating layer; and forming a source electrode contact within the source layer, the well region layer and the ohmic contact layer.
- In still another embodiment, a method of forming a superjunction vertical MOSFET device includes forming a doped drain region substrate of a first conductivity type; forming a drift layer over the drain region substrate, the drift layer comprising the first conductivity type; forming a plurality of trenches within the drift layer, extending down to the top of the drain region substrate; and filling the plurality of trenches by epitaxial growth of a material of a second conductivity type opposite the first conductivity type.
- In another embodiment, vertical MOSFET device includes a drift layer formed over a drain region substrate, the drift layer and drain region comprising a first polarity type with the drain having a greater dopant concentration with respect to the drift layer. An ohmic contact layer is formed within an upper region of the drift layer, the ohmic contact layer comprising a material of the second polarity type. A well region layer of the second polarity type is formed atop the ohmic contact layer, wherein the ohmic contact layer comprises a greater dopant concentration than the well region layer. A source layer of the first polarity type is formed within the well region layer, and a gate insulating layer is formed over an upper surface of the drift layer, the well region layer and the source layer. A gate electrode contact is formed over a portion of the gate insulating layer, and a source electrode contact is formed within the source layer, the well region layer and the ohmic contact layer.
- These and other advantages and features will be more readily understood from the following detailed description of preferred embodiments of the invention that is provided in connection with the accompanying drawings.
-
FIG. 1 is a partial cross sectional view of an N-type, SiC vertical MOSFET having a device channel defined by dopant implantation steps. -
FIGS. 2 through 11 are a series process flow diagrams illustrating a method of forming a vertical MOSFET device, in accordance with an embodiment of the invention. -
FIGS. 12 through 14 illustrate an alternative process for forming the ohmic contact region, in accordance with an alternative embodiment of the invention, in which the ohmic contact region is epitaxially grown. -
FIGS. 15 through 17 illustrate an alternative process for forming the ohmic contact region, in accordance with an alternative embodiment of the invention, in which the ohmic contact region is grown by selective epitaxy. -
FIGS. 18 and 19 illustrate an alternative process for the selective epitaxy inFIGS. 15-17 . -
FIGS. 20 through 24 are a series of process flow diagrams illustrating a method of forming a vertical superjunction MOSFET device, in accordance with still another embodiment of the invention. - Embodiments of the invention disclosed herein include a method for forming silicon carbide vertical MOSFET devices having improved channel length uniformity for decreased channel resistance. Briefly stated, conventional dopant implantation within a well region of a drift layer (e.g., P-well of an N− drift region) is instead replaced with epitaxial regrowth within a formed trench, followed by planarization to achieve a device having a uniform, short channel length. Further embodiments are contemplated so as to result in an ion-implant-free self-aligned process. Moreover, the presently disclosed epitaxial regrowth embodiment are also contemplated for use in the formation of the so-called “superjunction” devices, in which a drift layer includes alternating columns of opposite polarity dopant.
- Referring initially to
FIG. 1 , a partial cross sectional view of an N-type, SiCvertical MOSFET cell 100 is illustrated. In an actual power MOSFET device, several ofsuch cells 100 would be connected in parallel. As is shown inFIG. 1 , thevertical MOSFET cell 100 includes a P-well region 102 formed within a top surface of an N−drift layer 104, and anN+ source region 106 formed within the P-well region 102. Agate electrode 108 is formed on agate insulating film 110, and over a portion of the P-well region 102 interposed between theN+ source region 106 and an exposed surface portion of the N−drift layer 104. In addition, asource electrode 112 is formed in contact with the surface of both theN+ source region 106 and theP+ region 114. As shown, theP+ region 114 having a higher doping concentration than (and located at the top of the P-well region 102) enhances ohmic contact between thesource electrode 112 and the P-well region 102.MOSFET 100 further includes adrain electrode 116 formed in contact with the bottom surface of anN+ drain region 118. - In operation of the
vertical MOSFET 100, a positive voltage applied to thegate electrode 108 induces an inversion layer in the surface of the P-well 102 directly beneath the gateinsulating film 110, such that current flows between thesource electrode 112 and drain electrode 116 (via achannel region 118 and the N-drift layer 104). If the positive voltage to thegate electrode 108 is removed, the inversion layer beneath the gateinsulating film 110 in the P-well 102 disappears and a depletion layer spreads out, thereby blocking current flow through the P-well 102. - As indicated above, the P-
well region 102 is typically formed through implantation of the N−drift layer 104 by a suitable P-type dopant (e.g., boron, aluminum). Subsequently, the N+ source region 106 (doped by a suitable N-type dopant such as nitrogen or phosphorus) and the more greatly dopedP+ region 114 are also formed within the P-well region 102 through similar dopant implantation steps. As also indicated above, however, the use of dopant implantation steps to form each of the dopant regions can result in inconsistent channel lengths, implant damage to the semiconductor or crystal lattice, and increased channel resistance. - Accordingly,
FIGS. 2 through 11 illustrate an exemplary process flow sequence for forming a vertical MOSFET device, in accordance with an embodiment of the invention. InFIG. 2 , an N-type drift layer 200 is epitaxially grown on a N-type substrate 202 that includes an N+ drain region formed at the bottom end thereof. Then, inFIG. 3 , atrench 206 is etched within the N-type drift region 200, and aP+ region 208 is formed at the bottom of thetrench 206. Thetrench 206 generally defines the P-well region of the vertical MOSFET device. In an exemplary embodiment, theP+ region 208 may be formed by implantation of a suitable dopant material (e.g., aluminum, boron) as shown inFIG. 3 . TheP+ implant material 208 is also formed along the top surface of thedrift layer 200 outside the trench. Alternatively, however, theP+ region 208 may also be formed through epitaxial growth (as illustrated in further detail hereinafter). It will already be noted at this point that, as opposed to the structure shown inFIG. 1 , theP+ region 208 is disposed at the bottom portion of the P-well instead of at the top portion thereof. - As shown in
FIG. 4 , a P-type layer 210 is then epitaxially grown over the entire surface of the device, including the sidewalls of thetrench 206 andP+ region 208. The uniformity in thickness of the P-type layer 210 will ultimately define the channel length of the MOSFET device, since the vertical sidewall thickness of the P-type layer 210 is substantially the same as its horizontal thickness. Moreover, because the P-type layer material of the P-well region is grown (instead of being formed through ion implantation), the channel region is spared from any adverse effects of implantation. - Referring now to
FIG. 5 , an N+ (source)layer 212 is epitaxially grown over the P-type layer 210. Once again, the epitaxial/refill approach avoids potential damage and misalignment of doped regions from multiple lithography steps. Then, inFIG. 6 , theN+ layer 212 and P-type layer 210 are planarized down to the top of the trench so as to expose the N-type drift layer 200. The planarization step also removes theP+ 208 layer completely from the top surface of thedrift layer 200, but without consuming theN+ layer 212. The planarization can be carried out in a single step (e.g., through chemical mechanical polishing (CMP)) or by an initial CMP step to remove topography, followed by a reactive ion etch (RIE) down to the level of the N−drift layer 200. - After the formation of the P-well, P+ and N+ source regions, the gate insulating and ohmic contact metal layers are formed as generally shown in
FIGS. 7 through 11 . For purposes of simplicity, various back end of line (BEOL) structures (e.g., dielectrics, passivation layers, overlay metal layers, etc.) are not illustrated in the figures. InFIG. 7 , agate insulating layer 214 is grown over the N−drift layer 200, P-type layer 210 andN+ layer 212, followed by the formation and patterning of agate electrode layer 216 inFIG. 8 . Then, inFIG. 9 ,dielectric layer 218 is patterned with a via that is etched throughgate insulating layer 214,N+ layer 212 and P-type layer 210 so as to expose theP+ layer 208 at the bottom of the P-well region. - In
FIG. 10 , the via indielectric layer 218 is widened so as to allow for additional removal of thegate insulating layer 214 to allow for sufficient ohmic contact between theN+ layer 212 and the P-well region. InFIG. 11 , a drainelectrode contact material 204 is formed at the bottom surface of the N-type substrate 202. In addition, a sourceelectrode contact material 220 is formed within the etched portions of the P-well region, after which overlay metal and passivation layers (as is known in the art) may be formed. - As indicated above, one variation on the formation of the P+
ohmic contact layer 208 inFIG. 3 is to grow the P+ layer epitaxially, in lieu of ion implantation. The formation of an epitaxially grownP+ layer 1208 is thus illustrated inFIG. 12 . However, because theepitaxial P+ layer 1208 is conformally grown, the portions thereof on the sidewalls of thetrench 206 are to be removed in order for the device to function. Thus, as shown inFIG. 13 , the device is subjected to a thermal oxidation process that is anisotropic with respect to vertical surfaces. More specifically, the oxidation rate of vertical surfaces is roughly 5 times that of the horizontal surfaces. Thus, the oxidation serves to selectively “consume” the P+ layer on the sidewall in its entirety, while only consuming a small portion of the P+ layer on the planar surface. After removal of the P+ material from the trench sidewalls, the P-type layer 210 andN+ layer 212 are then epitaxially grown, as shown inFIG. 14 . The device is then planarized, as shown for example inFIG. 6 discussed above. - In lieu of the blanket epitaxial growth illustrated in
FIG. 12 , the P+ ohmic contact layer could also be selectively grown. For example, if the N−drift layer 200 is first provided with a blanket layer that blocks epitaxial growth (such as tantalum carbide, for example) prior to trench etching, the epitaxially grownlayer 1508 is only formed on the sidewall surfaces of thetrench 206, and not on thetantalum carbide layer 1502, as shown inFIG. 15 . Once again, the portion of theP+ layer 1508 along the sidewalls of the trench would then be removed prior to P-well material formation, as shown inFIG. 16 . Similar to the embodiment shown inFIG. 13 , this may be implemented through a thermal oxidation process that is anisotropic with respect to vertical surfaces. Thereafter, the remaining TaC may be removed (such as through wet etching, for example) prior to further processing, as shown inFIG. 17 . - Alternatively, selective epitaxial growth can be implemented in a manner that avoids growth of the P+ layer on the trench sidewalls. As shown in
FIG. 18 , thetantalum carbide layer 1802 is formed on both the top surface of thedrift layer 200, as well as the sidewalls of thetrench 206. This may be accomplished, for example by forming an initial tantalum layer over thedrift layer 200 prior to trench formation. After etching of thetrench 206, a thinner film of tantalum can then be sputtered over initial tantalum layer on the top of thedrift layer 200, as well as the sidewall and bottom surfaces of thetrench 206. Then, through a directional etch, the thinner tantalum layer is removed from the bottom surface of thetrench 206, while the thin sidewall tantalum material remains (as well as the first, thicker tantalum layer on top of the drift layer 200). Following conversion of the tantalum material to tantalum carbide at high temperature, theP+ layer 1808 is grown selectively on the bottom surface of thetrench 206 inFIG. 18 . The remaining tantalum carbide material is then removed, as shown inFIG. 19 , and processing as described above can continue for formation of the subsequent P-type and N+ epitaxial layers. It will be noted that as a result of the small gap between the sides of theP+ layer 1808 and trench sidewalls, subsequent epitaxial growth may require polishing due to a lack of flatness. - In certain exemplary embodiments, alignment registration marks may be desirable for facilitating alignment of contacts and gate metal layers to the grown and planarized epitaxial layers. However, many of the standard processing techniques (such as metal deposition and patterning, or selective etching of registration marks, for example) may not survive the epitaxial growth conditions, implant activation annealing, or the planarization steps. Accordingly, one suitable alternative is to selectively etch trenches that are deeper than the intended regrowth/planarized regions. Such trenches will not, as a result, be completely removed by the planarization process. In the event the trench becomes “too filled” during the epitaxial regrowth process, it may be filled with a material that can block epitaxial growth, such as tantalum carbide or graphite for example.
- Another alternative for creating alignment marks is to etch the alignment marks into the back surface of the wafer, and thereafter utilizing a front-to-back alignment tool. While the backside is left relatively untouched through the epitaxial and planarization processes (and thus provides a suitable alignment approach), the tolerances thereof are not as good with respect to a standard frontside alignment technique. Still another option for creating alignment marks is to mask the SiC substrate with a patterned layer that blocks epitaxial growth, and that is also easily visible. In this regard, tantalum carbide may again be a suitable material for blocking epitaxial regrowth.
- The epitaxial regrowth process will cause the tantalum carbide to remain in a trench. If a dry etching based planarization is used, the tantalum carbide will act as an etch-stop layer, and will survive the planarization process. Still another technique for maintaining alignment registration marks may be to etch the SiC in the device regions, leaving pillars of protected SiC for alignment marks. If a dry-etch based planarization technique is used, these higher pillars will survive since the alignment marks are tall, while the channel regrowth areas are still relatively short.
- Finally,
FIGS. 20 through 24 illustrate the applicability of the above described approach of trench formation/epitaxial regrowth to SiC superjunction devices, in accordance with still a further embodiment of the invention. In a superjunction device, the tradeoff between device on-resistance and breakdown voltage as addressed by (in lieu of a homogeneous N− drift layer in an N-type device) providing the drift layer with a plurality of P-type columns beneath the P-well regions of the device. In other words, the drift layer comprises a series of regions having alternating conductivity. In so doing, the breakdown voltage of the device is increased since depletion layers extend laterally from the p-n junctions extending vertically across the drift layer in the “off” state of the device, completely depleting the drift layer. - Typically, such P-type columns (for the N-type device) would be defined within the N− substrate 200 (shown in
FIG. 20 ) through implantation. Alternatively, as shown inFIG. 21 , the N−substrate 200 is patterned with amask 2102 so as to expose portions of thesubstrate 200 where P-type columns are desired. Then, as shown inFIG. 22 , the N− material is etched down to the level of theN+ drain region 202. The resulting “deep” trenches (e.g., about 50 to 100 μm) 2104 having a relatively high aspect ratio (e.g. about 10 to 20) are then filled with a P-type material through selective epitaxy and thereafter planarized. The superjunction drift layer having P-type columns 2106 is illustrated inFIG. 23 . Once the superjunction drift layer is formed, the remaining device structures can be formed by conventional means (e.g., through implantation), or through the above described etching/epitaxial fill approach. In the case of the latter,FIG. 24 illustrates the embodiment ofFIG. 11 formed using a superjunction layer as shown inFIGS. 20 through 23 . - It should further be appreciated that although the exemplary embodiments of present invention are depicted in terms of vertical MOSFET devices, the epitaxial refilling technique can also be used as a substitute in the formation of other types of devices including, but not limited to: planar MOSFETs, JFETs, IGBTs, BJTs, Schottky diodes, etc. In additional, other portions of vertical devices, such as epitaxially grown body contacts and/or guard rings may be formed, thereby facilitating a completely implant free process.
- While the invention has been described with reference to exemplary embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims.
Claims (6)
1-19. (canceled)
20. A method comprising:
forming a doped drain region substrate of a first conductivity type, the drain region substrate having a top;
forming a drift layer over the drain region substrate, the drift layer comprising the first conductivity type;
forming a plurality of trenches within the drift layer, extending down to the top of the drain region substrate; and
filling the plurality of trenches by epitaxial growth of a material of a second conductivity type opposite the first conductivity type.
21. The method of claim 20 , wherein the first conductivity type is N-type silicon carbide and the second conductivity type is P-type silicon carbide.
22. A device comprising:
a drift layer formed over a drain region substrate, the drift layer and drain region comprising a first polarity type with the drain having a greater dopant concentration with respect to the drift layer;
an ohmic contact layer formed within an upper region of the drift layer, the ohmic contact layer comprising a material of the second polarity type;
a well region layer of the second polarity type formed atop the ohmic contact layer, wherein the ohmic contact layer comprises a greater dopant concentration than the well region layer;
a source layer of the first polarity type formed within the well region layer;
a gate insulating layer formed over an upper surface of the drift layer, the well region layer and the source layer;
a gate electrode contact formed over a portion of the gate insulating layer; and
a source electrode contact formed within the source layer, the well region layer and the ohmic contact layer.
23. The method of claim 20 , wherein said forming a plurality of trenches within the drift layer and filling the plurality of trenches by epitaxial growth includes forming a plurality of trenches within the drift layer and filling the plurality of trenches by epitaxial growth such that the trenches form part of a superjunction vertical MOSFET device.
24. A device comprising:
a doped drain region substrate of a first conductivity type and having a top;
a drift layer over the drain region substrate, the drift layer comprising the first conductivity type; and
a plurality of regions within the drift layer, each region extending down to the top of the drain region substrate and including a material of a second conductivity type opposite the first conductivity type.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/498,630 US20090267141A1 (en) | 2006-08-23 | 2009-07-07 | Method for fabricating silicon carbide vertical mosfet devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/466,488 US7595241B2 (en) | 2006-08-23 | 2006-08-23 | Method for fabricating silicon carbide vertical MOSFET devices |
US12/498,630 US20090267141A1 (en) | 2006-08-23 | 2009-07-07 | Method for fabricating silicon carbide vertical mosfet devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/466,488 Division US7595241B2 (en) | 2006-08-23 | 2006-08-23 | Method for fabricating silicon carbide vertical MOSFET devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090267141A1 true US20090267141A1 (en) | 2009-10-29 |
Family
ID=39197195
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/466,488 Expired - Fee Related US7595241B2 (en) | 2006-08-23 | 2006-08-23 | Method for fabricating silicon carbide vertical MOSFET devices |
US12/498,630 Abandoned US20090267141A1 (en) | 2006-08-23 | 2009-07-07 | Method for fabricating silicon carbide vertical mosfet devices |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/466,488 Expired - Fee Related US7595241B2 (en) | 2006-08-23 | 2006-08-23 | Method for fabricating silicon carbide vertical MOSFET devices |
Country Status (1)
Country | Link |
---|---|
US (2) | US7595241B2 (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110212583A1 (en) * | 2009-09-04 | 2011-09-01 | Neudeck Philip G | Method For Providing Semiconductors Having Self-Aligned Ion Implant |
US20110215338A1 (en) * | 2010-03-08 | 2011-09-08 | Qingchun Zhang | Semiconductor devices with heterojunction barrier regions and methods of fabricating same |
US20130062723A1 (en) * | 2011-09-11 | 2013-03-14 | Cree, Inc. | Schottky diode |
US8618582B2 (en) | 2011-09-11 | 2013-12-31 | Cree, Inc. | Edge termination structure employing recesses for edge termination elements |
US8653534B2 (en) | 2008-05-21 | 2014-02-18 | Cree, Inc. | Junction Barrier Schottky diodes with current surge capability |
US8664665B2 (en) | 2011-09-11 | 2014-03-04 | Cree, Inc. | Schottky diode employing recesses for elements of junction barrier array |
US20140145292A1 (en) * | 2012-11-26 | 2014-05-29 | Chii-Wen Jiang | Semiconductor Device With Junction Termination Extension Structure On Mesa And Method Of Fabricating The Same |
US10115791B2 (en) | 2016-07-15 | 2018-10-30 | Infineon Technologies Ag | Semiconductor device including a super junction structure in a SiC semiconductor body |
US10319829B2 (en) * | 2012-08-10 | 2019-06-11 | Nexgen Power Systems, Inc. | Method and system for in-situ etch and regrowth in gallium nitride based devices |
US10541338B2 (en) | 2015-12-15 | 2020-01-21 | General Electric Company | Edge termination designs for silicon carbide super-junction power devices |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007013058A (en) * | 2005-07-04 | 2007-01-18 | Toshiba Corp | Semiconductor device |
US7468873B2 (en) * | 2006-07-11 | 2008-12-23 | Dolpan Audio, Llc | Over-voltage protected semiconductor device |
US7592677B2 (en) * | 2006-07-11 | 2009-09-22 | David Cave | Over-voltage protected semiconductor device and fabrication |
JP5011881B2 (en) * | 2006-08-11 | 2012-08-29 | 株式会社デンソー | Manufacturing method of semiconductor device |
US7651918B2 (en) * | 2006-08-25 | 2010-01-26 | Freescale Semiconductor, Inc. | Strained semiconductor power device and method |
US7629616B2 (en) * | 2007-02-28 | 2009-12-08 | Cree, Inc. | Silicon carbide self-aligned epitaxial MOSFET for high powered device applications |
US20110024765A1 (en) * | 2009-07-31 | 2011-02-03 | General Electric Company | Silicon carbide semiconductor structures, devices and methods for making the same |
US9166042B2 (en) * | 2009-09-30 | 2015-10-20 | Alpha And Omega Semiconductor Incorporated | High voltage MOSFET diode reverse recovery by minimizing P-body charges |
US8519476B2 (en) * | 2009-12-21 | 2013-08-27 | Alpha And Omega Semiconductor Incorporated | Method of forming a self-aligned charge balanced power DMOS |
JP4965754B2 (en) * | 2010-10-29 | 2012-07-04 | パナソニック株式会社 | Semiconductor element |
US9685900B2 (en) | 2010-11-19 | 2017-06-20 | General Electric Company | Low-inductance, high-efficiency induction machine and method of making same |
US9780716B2 (en) | 2010-11-19 | 2017-10-03 | General Electric Company | High power-density, high back emf permanent magnet machine and method of making same |
CN107068733B (en) * | 2011-07-27 | 2020-08-11 | 丰田自动车株式会社 | Semiconductor device with a plurality of transistors |
CN102280487B (en) * | 2011-08-22 | 2013-01-30 | 无锡新洁能功率半导体有限公司 | Power MOSFET (Metal-Oxide -Semiconductor Field Effect Transistor) device of novel groove structure and manufacture method thereof |
JP2013168540A (en) * | 2012-02-16 | 2013-08-29 | Sumitomo Electric Ind Ltd | Silicon carbide semiconductor device manufacturing method and silicon carbide semiconductor device |
JP6041292B2 (en) * | 2012-04-27 | 2016-12-07 | 国立研究開発法人産業技術総合研究所 | Method for manufacturing silicon carbide semiconductor element |
JP5818099B2 (en) * | 2012-04-27 | 2015-11-18 | 国立研究開発法人産業技術総合研究所 | Semiconductor device |
JP6161903B2 (en) * | 2013-01-21 | 2017-07-12 | ルネサスエレクトロニクス株式会社 | Method for manufacturing power MOSFET |
JP6107453B2 (en) * | 2013-06-13 | 2017-04-05 | 住友電気工業株式会社 | Method for manufacturing silicon carbide semiconductor device |
US9331197B2 (en) | 2013-08-08 | 2016-05-03 | Cree, Inc. | Vertical power transistor device |
US10868169B2 (en) * | 2013-09-20 | 2020-12-15 | Cree, Inc. | Monolithically integrated vertical power transistor and bypass diode |
US10600903B2 (en) | 2013-09-20 | 2020-03-24 | Cree, Inc. | Semiconductor device including a power transistor device and bypass diode |
US20150084063A1 (en) * | 2013-09-20 | 2015-03-26 | Cree, Inc. | Semiconductor device with a current spreading layer |
US9735237B2 (en) | 2015-06-26 | 2017-08-15 | General Electric Company | Active area designs for silicon carbide super-junction power devices |
CN105226090B (en) * | 2015-11-10 | 2018-07-13 | 株洲中车时代电气股份有限公司 | A kind of igbt and preparation method thereof |
JP6648743B2 (en) * | 2016-10-05 | 2020-02-14 | 株式会社デンソー | Method for manufacturing silicon carbide semiconductor device |
US10411108B2 (en) | 2017-03-29 | 2019-09-10 | QROMIS, Inc. | Vertical gallium nitride Schottky diode |
CN117995685A (en) * | 2024-04-02 | 2024-05-07 | 泰科天润半导体科技(北京)有限公司 | Preparation method of low-power-consumption silicon carbide groove type VDMOS |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5318915A (en) * | 1993-01-25 | 1994-06-07 | North Carolina State University At Raleigh | Method for forming a p-n junction in silicon carbide |
US5322802A (en) * | 1993-01-25 | 1994-06-21 | North Carolina State University At Raleigh | Method of fabricating silicon carbide field effect transistor |
US5705406A (en) * | 1996-03-27 | 1998-01-06 | Abb Research Ltd. | Method for producing a semiconductor device having semiconductor layers of SiC by the use of an ion-implantation technique |
US6313482B1 (en) * | 1999-05-17 | 2001-11-06 | North Carolina State University | Silicon carbide power devices having trench-based silicon carbide charge coupling regions therein |
US20030151090A1 (en) * | 2002-02-11 | 2003-08-14 | Chino-Excel Technologies Corp. | Method of manufacturing power MOSFET device with reduced snap-back and being capable of increasing avalanche-breakdown current endurance |
US6693323B2 (en) * | 1999-10-21 | 2004-02-17 | Fuji Electric Co., Ltd. | Super-junction semiconductor device |
US6750524B2 (en) * | 2002-05-14 | 2004-06-15 | Motorola Freescale Semiconductor | Trench MOS RESURF super-junction devices |
US20040232479A1 (en) * | 2001-04-11 | 2004-11-25 | Baliga Bantval Jayant | Methods of forming vertical power devices having trench-based source electrodes with sidewall source contacts |
US6853006B2 (en) * | 2002-08-09 | 2005-02-08 | Denso Corporation | Silicon carbide semiconductor device |
US20050077569A1 (en) * | 2003-10-09 | 2005-04-14 | Matsushita Electric Industrial Co., Ltd. | Silicon carbide-oxide layered structure, production method thereof, and semiconductor device |
US7042046B2 (en) * | 2000-02-09 | 2006-05-09 | Fuji Electric Device Technology Co., Ltd. | Super-junction semiconductor device and method of manufacturing the same |
US20060097267A1 (en) * | 2004-11-08 | 2006-05-11 | C/O Denso Corporation | Silicon carbide semiconductor device and method for manufacturing the same |
US20060131644A1 (en) * | 2004-12-21 | 2006-06-22 | Wataru Saito | Power semiconductor device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0627761B1 (en) | 1993-04-30 | 2001-11-21 | Texas Instruments Incorporated | Epitaxial overgrowth method and devices |
US5397715A (en) * | 1993-10-21 | 1995-03-14 | Micrel, Incorporated | MOS transistor having increased gate-drain capacitance |
US6144067A (en) * | 1998-11-23 | 2000-11-07 | International Rectifier Corp. | Strip gate poly structure for increased channel width and reduced gate resistance |
US8089097B2 (en) * | 2002-12-27 | 2012-01-03 | Momentive Performance Materials Inc. | Homoepitaxial gallium-nitride-based electronic devices and method for producing same |
JP5033305B2 (en) * | 2004-10-01 | 2012-09-26 | 株式会社日立製作所 | Silicon carbide semiconductor device |
-
2006
- 2006-08-23 US US11/466,488 patent/US7595241B2/en not_active Expired - Fee Related
-
2009
- 2009-07-07 US US12/498,630 patent/US20090267141A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5322802A (en) * | 1993-01-25 | 1994-06-21 | North Carolina State University At Raleigh | Method of fabricating silicon carbide field effect transistor |
US5318915A (en) * | 1993-01-25 | 1994-06-07 | North Carolina State University At Raleigh | Method for forming a p-n junction in silicon carbide |
US5705406A (en) * | 1996-03-27 | 1998-01-06 | Abb Research Ltd. | Method for producing a semiconductor device having semiconductor layers of SiC by the use of an ion-implantation technique |
US6313482B1 (en) * | 1999-05-17 | 2001-11-06 | North Carolina State University | Silicon carbide power devices having trench-based silicon carbide charge coupling regions therein |
US6693323B2 (en) * | 1999-10-21 | 2004-02-17 | Fuji Electric Co., Ltd. | Super-junction semiconductor device |
US7042046B2 (en) * | 2000-02-09 | 2006-05-09 | Fuji Electric Device Technology Co., Ltd. | Super-junction semiconductor device and method of manufacturing the same |
US20040232479A1 (en) * | 2001-04-11 | 2004-11-25 | Baliga Bantval Jayant | Methods of forming vertical power devices having trench-based source electrodes with sidewall source contacts |
US20030151090A1 (en) * | 2002-02-11 | 2003-08-14 | Chino-Excel Technologies Corp. | Method of manufacturing power MOSFET device with reduced snap-back and being capable of increasing avalanche-breakdown current endurance |
US6750524B2 (en) * | 2002-05-14 | 2004-06-15 | Motorola Freescale Semiconductor | Trench MOS RESURF super-junction devices |
US6853006B2 (en) * | 2002-08-09 | 2005-02-08 | Denso Corporation | Silicon carbide semiconductor device |
US20050077569A1 (en) * | 2003-10-09 | 2005-04-14 | Matsushita Electric Industrial Co., Ltd. | Silicon carbide-oxide layered structure, production method thereof, and semiconductor device |
US20060097267A1 (en) * | 2004-11-08 | 2006-05-11 | C/O Denso Corporation | Silicon carbide semiconductor device and method for manufacturing the same |
US20060131644A1 (en) * | 2004-12-21 | 2006-06-22 | Wataru Saito | Power semiconductor device |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8653534B2 (en) | 2008-05-21 | 2014-02-18 | Cree, Inc. | Junction Barrier Schottky diodes with current surge capability |
US8841698B2 (en) * | 2009-09-04 | 2014-09-23 | The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration | Method for providing semiconductors having self-aligned ion implant |
US20110212583A1 (en) * | 2009-09-04 | 2011-09-01 | Neudeck Philip G | Method For Providing Semiconductors Having Self-Aligned Ion Implant |
US20110215338A1 (en) * | 2010-03-08 | 2011-09-08 | Qingchun Zhang | Semiconductor devices with heterojunction barrier regions and methods of fabricating same |
US9595618B2 (en) | 2010-03-08 | 2017-03-14 | Cree, Inc. | Semiconductor devices with heterojunction barrier regions and methods of fabricating same |
US9117739B2 (en) | 2010-03-08 | 2015-08-25 | Cree, Inc. | Semiconductor devices with heterojunction barrier regions and methods of fabricating same |
US9865750B2 (en) * | 2011-09-11 | 2018-01-09 | Cree, Inc. | Schottky diode |
US20130062723A1 (en) * | 2011-09-11 | 2013-03-14 | Cree, Inc. | Schottky diode |
US20140145213A1 (en) * | 2011-09-11 | 2014-05-29 | Cree, Inc. | Schottky diode |
US8680587B2 (en) * | 2011-09-11 | 2014-03-25 | Cree, Inc. | Schottky diode |
US8664665B2 (en) | 2011-09-11 | 2014-03-04 | Cree, Inc. | Schottky diode employing recesses for elements of junction barrier array |
US20150333191A1 (en) * | 2011-09-11 | 2015-11-19 | Cree, Inc. | Schottky diode |
US9231122B2 (en) * | 2011-09-11 | 2016-01-05 | Cree, Inc. | Schottky diode |
US8618582B2 (en) | 2011-09-11 | 2013-12-31 | Cree, Inc. | Edge termination structure employing recesses for edge termination elements |
US10319829B2 (en) * | 2012-08-10 | 2019-06-11 | Nexgen Power Systems, Inc. | Method and system for in-situ etch and regrowth in gallium nitride based devices |
US8993426B2 (en) * | 2012-11-26 | 2015-03-31 | Chii-Wen Jiang | Semiconductor device with junction termination extension structure on mesa and method of fabricating the same |
US20140145292A1 (en) * | 2012-11-26 | 2014-05-29 | Chii-Wen Jiang | Semiconductor Device With Junction Termination Extension Structure On Mesa And Method Of Fabricating The Same |
US10541338B2 (en) | 2015-12-15 | 2020-01-21 | General Electric Company | Edge termination designs for silicon carbide super-junction power devices |
US10115791B2 (en) | 2016-07-15 | 2018-10-30 | Infineon Technologies Ag | Semiconductor device including a super junction structure in a SiC semiconductor body |
US10615254B2 (en) | 2016-07-15 | 2020-04-07 | Infineon Technologies Ag | Semiconductor device including a super junction structure in a SiC semiconductor body |
Also Published As
Publication number | Publication date |
---|---|
US7595241B2 (en) | 2009-09-29 |
US20080050876A1 (en) | 2008-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7595241B2 (en) | Method for fabricating silicon carbide vertical MOSFET devices | |
US10217858B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US9443972B2 (en) | Semiconductor device with field electrode | |
US10074741B2 (en) | Semiconductor device with trench gate structure including a gate electrode and a contact structure for a diode region | |
US7691711B2 (en) | Method for fabricating silicon carbide vertical MOSFET devices | |
US8564060B2 (en) | Semiconductor device with large blocking voltage and manufacturing method thereof | |
US7982224B2 (en) | Semiconductor device with silicon carbide epitaxial layer including dopant profiles for reducing current overconcentration | |
US8106447B2 (en) | Semiconductor device and method of manufacturing the same | |
US8969953B2 (en) | Method of forming a self-aligned charge balanced power DMOS | |
US11594613B2 (en) | Sawtooh electric field drift region structure for planar and trench power semiconductor devices | |
US10276709B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US11961904B2 (en) | Semiconductor device including trench gate structure and buried shielding region and method of manufacturing | |
WO2017145594A1 (en) | Compound semiconductor device production method and compound semiconductor device | |
JP2008182054A (en) | Semiconductor device | |
JP2003273355A (en) | Semiconductor element and method for manufacturing the same | |
JP2007027266A (en) | Semiconductor element and its fabrication process | |
CN108281351B (en) | Method for producing a vertical semiconductor component and vertical semiconductor component | |
CN111180522A (en) | Semiconductor device having super junction and silicon-on-oxide layer | |
JP2007019146A (en) | Semiconductor device | |
US11705506B2 (en) | Lateral trench transistor device | |
JP2011018764A (en) | Semiconductor device | |
US20200279912A1 (en) | Super junction semiconductor device and method of manufacturing the same | |
JP4923414B2 (en) | Manufacturing method of semiconductor device | |
JP2015099921A (en) | Junction field-effect transistor cell having side channel | |
JP2011198961A (en) | Semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |