US20090174480A1 - Systems and Methods for Cascode Switching Power Amplifiers - Google Patents
Systems and Methods for Cascode Switching Power Amplifiers Download PDFInfo
- Publication number
- US20090174480A1 US20090174480A1 US11/968,852 US96885208A US2009174480A1 US 20090174480 A1 US20090174480 A1 US 20090174480A1 US 96885208 A US96885208 A US 96885208A US 2009174480 A1 US2009174480 A1 US 2009174480A1
- Authority
- US
- United States
- Prior art keywords
- source
- common
- gate
- drain
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 17
- 239000010753 BS 2869 Class E Substances 0.000 claims description 17
- 230000009466 transformation Effects 0.000 claims description 12
- 230000001965 increasing effect Effects 0.000 claims description 5
- 230000001939 inductive effect Effects 0.000 claims description 4
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 8
- 239000003990 capacitor Substances 0.000 description 4
- 239000010752 BS 2869 Class D Substances 0.000 description 3
- 239000010754 BS 2869 Class F Substances 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 241001125929 Trisopterus luscus Species 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
- H03F3/2176—Class E amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
- H03F1/22—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements by use of cascode coupling, i.e. earthed cathode or emitter stage followed by earthed grid or base stage respectively
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
- H03F1/22—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements by use of cascode coupling, i.e. earthed cathode or emitter stage followed by earthed grid or base stage respectively
- H03F1/223—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements by use of cascode coupling, i.e. earthed cathode or emitter stage followed by earthed grid or base stage respectively with MOSFET's
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/56—Modifications of input or output impedances, not otherwise provided for
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/56—Modifications of input or output impedances, not otherwise provided for
- H03F1/565—Modifications of input or output impedances, not otherwise provided for using inductive elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/193—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only with field-effect devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/108—A coil being added in the drain circuit of a FET amplifier stage, e.g. for noise reducing purposes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/387—A circuit being added at the output of an amplifier to adapt the output impedance of the amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/541—Transformer coupled at the output of an amplifier
Definitions
- Embodiments of the invention relate generally to cascode power amplifiers.
- PAs Power amplifiers
- CMOS complementary metal oxide semiconductor
- Example embodiments may be directed to a high efficiency power amplifier such as a high efficiency complementary metal oxide semiconductor (CMOS) cascode switching power amplifier.
- a high efficiency amplifier in accordance with an example embodiment of the invention may include CMOS cascode devices and load networks.
- CMOS cascode structure a body of common-gate device may be tied to the source of common-gate device (BS-cascode). In an OFF state, the amount of leakage current flowing through the common-gate device may be relatively small. Therefore, the BS-cascode structure may minimize the power loss due to leakage current in subthreshold/weak inversion region in the CMOS cascode device.
- the BS-cascode structure may be incorporated in a variety of types of switching power amplifiers.
- the system may include a first common-source device having a first source, a first gate, a first drain, and a first body, where the first source is connected to the first body, and where the first gate is connected to an input port, and a second common-gate device having a second source, a second gate, a second drain, and a second body, where the second source is connected to the first drain, where the second source is further connected to the second body, and where the second drain is connected to an output port.
- the method may include providing a first common-source device having a first source, a first gate, a first drain, and a first body, where the first gate is operative as an input port, and providing a second common-gate device having a second source, a second gate, a second drain, and a second body, where the second drain is operative as an output port.
- the method may further include connecting the first source to the first body, connecting the second source to the second body, and stacking the first common-source device and the second common-gate device by connecting the first drain to the second source.
- FIG. 1 is a block diagram for a power transmitter system including a switching power amplifier, according to an example embodiment of the invention.
- FIG. 2 is a schematic diagram of a BS-CMOS cascode switching power amplifier system with impedance transformation network, according to an example embodiment of the invention.
- FIG. 3 is a schematic diagram of an example CMOS BS-cascode class-E power amplifier system, according to an example embodiment of the invention.
- FIG. 4 is an equivalent circuit model of an example CMOS BS-cascode class-E power amplifier system, according to an example embodiment of the invention.
- FIG. 5 is a schematic diagram of an example CMOS BG-cascode class-E power amplifier system, according to an example embodiment of the invention.
- FIG. 6 is an equivalent circuit model of an example CMOS BG-cascode class-E power amplifier system, according to an example embodiment of the invention.
- FIG. 7 is the voltage waveforms at the drain and source of the common-gate device and the gate-to-source voltage V GS of the common-gate device, according to an example embodiment of the invention.
- FIG. 8 is a graph of example measurement results of a BS-cascode power amplifier structure in accordance with an example embodiment of the invention.
- FIG. 1 illustrates a switching power amplifier (PA) system 100 that may include an input port 101 , an optional driver amplifier stage 102 , one or more switching power amplifiers 103 , and an optional impedance transformation network 104 , according to an example embodiment of the invention.
- the driver amplifier stage 102 may receive an input such as a baseband signal or an RF signal from the input port 101 , and may generate an output to drive the switching power amplifier 103 .
- the switching power amplifier 103 may be powered via a supply voltage port 106 (Vdd).
- the switching power amplifier 103 may then provide an amplified output signal to the impedance transformation network 104 , which matches the output impedance of the power amplifier 103 to a load impedance at the output port 105 .
- the load may be a switch, a multiplexer, a filter, an antenna, or yet another type of load.
- the load impedance may be 50 ohms. Where the load impedance is 50 ohms, the impedance transformation network 104 may transform the output impedance of the switching power amplifier 103 to 50 ohms, according to an example embodiment of the invention.
- FIG. 2 illustrates a schematic diagram of a CMOS cascode switching power amplifier system utilizing a BS (body-source) cascode configuration, according to an example embodiment of the invention.
- the power amplifier system 200 may include a BS-cascode switching amplifier 220 that is in communication with and an optional impedance transformation network 216 .
- the impedance transformation network 216 may be a 1:n transformer that is operative to match the output impedance of the switching power amplifier 220 to the load impedance (e.g., 50 ohms) of the output load 217 (Pout).
- the BS-cascode switching amplifier 220 may be a CMOS BS-cascode switching amplifier that includes a first common-source device or transistor 202 (M 1 ) having a first source 205 , a first gate 204 , a first drain 203 , and a first body 206 , according to an example embodiment of the invention.
- the CMOS BS-cascode switching amplifier 220 may also include a second common-gate transistor or device 208 (M 2 ) having a second source 211 , a second gate 210 , a second drain 209 , and a second body 212 , according to an example embodiment of the invention.
- the first common-source device 202 (M 1 ) may be connected in series with the second common-gate device 208 (M 2 ) to reduce the voltage stress or burden that may otherwise be borne by a single device.
- the devices 202 (M 1 ), 208 (M 2 ) may be connected in series by connecting the first drain 203 of the first common-source device 202 (M 1 ) to the second source 211 of the second common-gate device 208 (M 2 ).
- a body-source amplifier configuration may also be applied to the cascode switching amplifier 220 to reduce or minimize leakage current flow in order to increase the efficiency of the amplifier 220 .
- the first source 205 may be connected to the first body 206 of the first common-source device 202 (M 1 ), and the second source 211 may be connected to the second body 212 of the second common-gate device 208 (M 2 ). Further, the first source 205 of the first common-source device 202 (M 1 ) may be connected to ground (GND) while the second gate 207 of the second common-gate device 208 (M 2 ) may be connected to a gate bias port 207 (Vg). According to an example embodiment of the invention, an input port 201 (Pin) may be provided at the first gate 201 of the first common-source device 202 (M 1 ).
- an RF choke 213 may be provided between a power supply 214 (Vdd) and the second drain 209 of the second common-gate device 208 (M 2 ).
- the RF choke 213 may be operative to feed DC power to the drain 209 .
- the RF choke 213 may be selected to be large enough such that the current though the second drain 209 may be substantially constant.
- an output port of the cascode switching amplifier 220 may be provided at the second drain 209 of the second common-gate device 208 (M 2 ) and connected to a load network 215 .
- the load network 215 may be operative to perform a switching operation between the output port and an impedance transformation network 216 .
- the structure of the load network 215 may be dependent on the characteristics (e.g., class-D, E, or F, etc.) of the switching power amplifier 220 .
- Class-D, E, and F switching mode power amplifiers may require the load networks to perform their own switching operations.
- Class-D PAs may require LCR resonators for their operation.
- Class-E PAs may require one or more LCR branches, and class-F PAs may require several lumped elements to perform harmonic termination.
- one or more devices may be heavily overdriven, and the load networks acting as switching networks may convert DC energy to RF energy, perhaps at 100% efficiency, according to an example embodiment of the invention.
- transistors 202 (M 1 ), 208 (M 2 ) may be metal oxide semiconductor field-effect transistors (MOSFETs), according to an example embodiment of the invention.
- MOSFETs metal oxide semiconductor field-effect transistors
- FETs field effect transistors
- FIG. 3 illustrates a circuit diagram of a CMOS BS-cascode class-E power amplifier 300 , according to an example embodiment of the invention.
- a BS-cascode amplifier configuration may be implemented using a first common-source transistor or device 302 (M 1 ) and a second common-gate transistor or device 308 (M 2 ), according to an example embodiment of the invention.
- the first device 302 (M 1 ) may include a first source 305 , a first gate 304 , a first drain 303 , and a first body 306
- the second device 308 (M 2 ) may have a second source 311 , a second gate 310 , a second drain 309 , and a second body 312 .
- the first device 302 (M 1 ) may in series with the second device 308 (M 2 ) by connecting the first drain 303 to the second source 311 .
- the BS-cascode amplifier configuration may be implemented by connecting the first source 305 to the first body 306 as well as the second source 31 to the second body 312 .
- the common-source device 302 may have its source 305 connected to ground while the common-gate device 308 (M 2 ) may have its gate 310 connected to a gate bias port 307 .
- the output port at the second drain of the second device 308 (M 2 ) may be connected to a load network 315 .
- the load network 315 may be an L-C-R network that may be operative for class-E switching conditions.
- a class-E load network 315 may comprise a series combination of a capacitive component 315 , an inductive component 316 , and a resistive component 317 .
- the components 315 , 316 , and 317 may be implemented using lumped components.
- FIG. 4 illustrates an equivalent circuit model of the BS-cascode power amplifier of FIG. 3 , according to an example embodiment of the invention.
- the common-source device 302 (M 1 ) may be represented as a switch 401 having an OFF state and an ON state, according to an example embodiment of the invention.
- the common-gate device 308 (M 2 ) may be represented as a switch 404 having an OFF state and an ON state, according to an example embodiment of the invention.
- the ON-state resistance 402 (r on1 ) of common-source device 302 (M 1 ) may be connected in series with the ON-state resistance 405 (r on2 ) of common-gate device 308 (M 2 ).
- the output capacitance 403 of the common-source device 302 (M 1 ) may be the sum of the drain-to-body capacitance C db1 of device 302 (M 1 ) and the gate-to-source capacitance C gs2 of device 308 (M 2 ).
- the output capacitance 403 may be connected in series with the output capacitance 406 of device 308 (M 2 ), which may be the drain-to-body capacitance 406 (C db2 ) of device 308 (M 2 ).
- the leakage current of the common-gate device 308 (M 2 ) may be reduced or eliminated by utilizing the BS-cascode amplifier configuration in accordance with an example embodiment of the invention, which places the source of the common-gate device 308 (M 2 ) at a higher voltage than the gate voltage (V G ) less the threshold voltage (V TH2 ) of the common-gate device 308 (M 2 ).
- the source to substrate capacitance C sb1 of device 302 (M 1 ) may be eliminated since the source of device 302 (M 1 ) may be connected to the body of device 302 (M 1 ). Accordingly, the output capacitance 403 for the common-source device 302 (M 1 ) may be reduced through the elimination of the source to substrate capacitance C sb1 . In this way, during an OFF state for the BS-cascode amplifier in FIG.
- FIG. 5 illustrates a circuit diagram of the example CMOS body-ground (BG) cascode class-E power amplifier, according to an example embodiment of the invention.
- the circuit diagram of FIG. 5 illustrates a BG-cascode amplifier configuration that includes a first common-source device 502 having a first source 505 , a first gate 504 , a first drain 503 , and a first body 506 , and a second common-gate device 508 having a second source 511 , a second gate 510 , a second drain 509 , and a second body 512 .
- the common-source device 502 may be connected in series with the common-gate device 508 by connecting the first drain 503 to the second source 511 .
- the series connection of the common-source device 502 and the common-gate device 508 may reduce the voltage stress that would otherwise be borne by any one device.
- the BG-cascode amplifier configuration may include connecting both the first body 506 of the first common-source device 502 and the second body 512 of the common-gate device 508 to ground.
- the gate 504 of the common-source device 502 may be connected to an input port 501 (Pin) while the gate 510 of the common-gate device 508 may be connected to a gate bias port 507 (Vg).
- the output port of the BG-cascode amplifier may be provided at the second drain 509 of the second common-gate device 508 and connected to a load network.
- the load network may be comprised of L-C-R components, including a capacitive component 515 (C S ), an inductive component 516 (L S ), and a resistive element (R L ), that are operative with class-E switching conditions.
- C S capacitive component 515
- L S inductive component 516
- R L resistive element
- FIG. 6 illustrates an equivalent circuit model of BG-cascode class-E power amplifier, according to an example embodiment of the invention.
- the common-source device 502 may be represented as a switch 601 having an OFF state and an ON state, according to an example embodiment of the invention.
- the common-gate device 508 may be represented as a switch 604 having an OFF state and an ON state, according to an example embodiment of the invention.
- the ON-state resistance 602 (r on1 ) of common-source device 502 may be connected in series with the ON-state resistance 605 (r on2 ) of common-gate device 508 .
- the output capacitance 603 of the common-source device 502 may be the sum of drain-to-body capacitance C db1 of device 502 , the gate-to-source capacitance C gs2 of device 508 , and the source-to-body capacitance C sb2 of device 508 .
- the output capacitance 603 may be separated from the output capacitance 606 of the common-gate device 508 , which may be comprised of the drain-to-body capacitance (C db2 ) of device 508 , according to an example embodiment of the invention.
- the source voltage of the common-gate device 508 may rise up to V G ⁇ V TH2 in an OFF state. Because the large voltage difference between drain and source of device 508 , the device 508 may be in the subthreshold/weak inversion region, leakage current may flow, thereby resulting in power loss. Accordingly, to minimize this leakage current, a tuning inductor may be connected to the source of device 508 to increase the source voltage of device 508 and minimize the leakage current.
- the design of the BG-cascode amplifier may require additional space to accommodate the design of the tuning inductor.
- FIG. 7 shows the simulated voltage waveforms at the drain and source of a common-gate device and gate-to-source voltage V GS of the common-gate device for both BG-cascode and BS-cascode amplifiers, according to an example embodiment of the invention.
- Each of the cascode structure has a stack configuration of 0.18- ⁇ m common-source and 0.35- ⁇ m common-gate, according to an example embodiment of the invention.
- the source voltage of the common-gate device in the BS-cascode amplifier may be larger than that for a BG-cascode amplifier.
- the source voltage of the common-gate device in the BG-cascode amplifier may increase due to charging output capacitor of common-gate device until the common-gate device goes into subthreshold region.
- the source voltage may rise to V G ⁇ V TH2 , according to an example embodiment of the invention.
- the threshold voltage, V TH of 0.35-um device may be around 1 V when the body is grounded and source is around 2.5 V as shown in FIG. 7 .
- the gate-to-source voltage V GS of the common-gate device in BG-cascode may be V TH2 in OFF state of the common-source device, since voltage variation of the source of the common-gate device may is resulted from the leakage current flowing into large output capacitor of the common-source device and almost same. Though the leakage current is small, the power loss may be large because of large voltage difference between source and drain of the common-gate device.
- the source voltage of the common-gate device in the BS-cascode may be increased in the OFF state of common-source device, since AC current still flows through series capacitor connection, C db2 and C gs2 +C db1 .
- the source voltage of common-gate device M 2 may exceed more than V G ⁇ V TH , as shown FIG. 7 .
- the gate-to-source voltage V GS of the common-gate device M 2 in the BS-cascode may be smaller than one in BG-cascode amplifier so that the subthreshold current of the BS-cascode may likewise be smaller than that in the BG-cascode amplifier.
- the power loss for a BS-cascode amplifier may be minimized without adding an additional inductor, according to an example embodiment of the invention.
- Another aspect of a BS-cascode class-E PA may be a small composition of parasitic output capacitance.
- the output capacitance of the common-source device M 1 in BS-cascode may be smaller than that in a BG-cascode, as shown in FIG. 4 and FIG. 6 .
- a small output capacitance can reduce power loss in an OFF state as described herein.
- small output capacitor of the common-source device M 1 may reduce the transition time of the common-gate device M 2 from an ON state to an OFF state, and vice versa.
- the device size may need to be increased until the parasitic capacitance seen from the drain of the common-gate device M 2 can be incorporated into circuit with the required parallel capacitance for class-E switching condition. Since the effective capacitance from drain of the common-gate device M 2 is series connection of C db2 and C gs2 +C db1 , the total capacitance in BS-cascode may be smaller than that in BG-cascode. Therefore, a larger device may be used without increasing parasitic capacitance, according to an example embodiment of the invention.
- FIG. 8 illustrates example measured results for the operation of an example BS-cascode power amplifier in accordance with an embodiment of the invention. These measurement results illustrate the output power and the power added efficiency of such an example power amplifier. As shown in FIG. 8 , the measured results meet the demand of the power amplifier capability in the frequency range between 1700 MHz 1950 MHz. An output power of 30.5 dBm at 1.75 GHz and the corresponding power added efficiency 45% was obtained with a 3.3 V power supply.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
- Embodiments of the invention relate generally to cascode power amplifiers.
- Power amplifiers (PAs) may be utilized in radio front-ends and other wireless devices/applications. Because these PA consume a large amount of power, it may be desirable to utilize a PA with high efficiency. However, designing PAs such as complementary metal oxide semiconductor (CMOS) PAs with high efficiency and high output power is a challenging task. Accordingly, there is a need for high power, high efficiency power amplifiers.
- Example embodiments may be directed to a high efficiency power amplifier such as a high efficiency complementary metal oxide semiconductor (CMOS) cascode switching power amplifier. A high efficiency amplifier in accordance with an example embodiment of the invention may include CMOS cascode devices and load networks. According to the example CMOS cascode structure, a body of common-gate device may be tied to the source of common-gate device (BS-cascode). In an OFF state, the amount of leakage current flowing through the common-gate device may be relatively small. Therefore, the BS-cascode structure may minimize the power loss due to leakage current in subthreshold/weak inversion region in the CMOS cascode device. According to an example embodiment of the invention, the BS-cascode structure may be incorporated in a variety of types of switching power amplifiers.
- According to an example embodiment of the invention, there is a system for a power amplifier. The system may include a first common-source device having a first source, a first gate, a first drain, and a first body, where the first source is connected to the first body, and where the first gate is connected to an input port, and a second common-gate device having a second source, a second gate, a second drain, and a second body, where the second source is connected to the first drain, where the second source is further connected to the second body, and where the second drain is connected to an output port.
- According to another example embodiment of the invention, there is a method for a power amplifier. The method may include providing a first common-source device having a first source, a first gate, a first drain, and a first body, where the first gate is operative as an input port, and providing a second common-gate device having a second source, a second gate, a second drain, and a second body, where the second drain is operative as an output port. The method may further include connecting the first source to the first body, connecting the second source to the second body, and stacking the first common-source device and the second common-gate device by connecting the first drain to the second source.
- Having thus described the invention in general terms, reference will now be made to the accompanying drawings, which are not necessarily drawn to scale, and wherein:
-
FIG. 1 is a block diagram for a power transmitter system including a switching power amplifier, according to an example embodiment of the invention. -
FIG. 2 is a schematic diagram of a BS-CMOS cascode switching power amplifier system with impedance transformation network, according to an example embodiment of the invention. -
FIG. 3 is a schematic diagram of an example CMOS BS-cascode class-E power amplifier system, according to an example embodiment of the invention. -
FIG. 4 is an equivalent circuit model of an example CMOS BS-cascode class-E power amplifier system, according to an example embodiment of the invention. -
FIG. 5 is a schematic diagram of an example CMOS BG-cascode class-E power amplifier system, according to an example embodiment of the invention. -
FIG. 6 is an equivalent circuit model of an example CMOS BG-cascode class-E power amplifier system, according to an example embodiment of the invention. -
FIG. 7 is the voltage waveforms at the drain and source of the common-gate device and the gate-to-source voltage VGS of the common-gate device, according to an example embodiment of the invention. -
FIG. 8 is a graph of example measurement results of a BS-cascode power amplifier structure in accordance with an example embodiment of the invention. - Example embodiments of the invention now will be described more fully hereinafter with reference to the accompanying drawings, in which some, but not all embodiments of the invention are shown. Indeed, these inventions may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will satisfy applicable legal requirements. Like numbers refer to like elements throughout.
-
FIG. 1 illustrates a switching power amplifier (PA)system 100 that may include aninput port 101, an optionaldriver amplifier stage 102, one or moreswitching power amplifiers 103, and an optionalimpedance transformation network 104, according to an example embodiment of the invention. According to an example embodiment of the invention, thedriver amplifier stage 102 may receive an input such as a baseband signal or an RF signal from theinput port 101, and may generate an output to drive theswitching power amplifier 103. As shown inFIG. 1 , theswitching power amplifier 103 may be powered via a supply voltage port 106 (Vdd). Theswitching power amplifier 103 may then provide an amplified output signal to theimpedance transformation network 104, which matches the output impedance of thepower amplifier 103 to a load impedance at theoutput port 105. According to an example embodiment of the invention, the load may be a switch, a multiplexer, a filter, an antenna, or yet another type of load. According to an example embodiment of the invention, the load impedance may be 50 ohms. Where the load impedance is 50 ohms, theimpedance transformation network 104 may transform the output impedance of theswitching power amplifier 103 to 50 ohms, according to an example embodiment of the invention. -
FIG. 2 illustrates a schematic diagram of a CMOS cascode switching power amplifier system utilizing a BS (body-source) cascode configuration, according to an example embodiment of the invention. As shown inFIG. 2 , thepower amplifier system 200 may include a BS-cascode switching amplifier 220 that is in communication with and an optionalimpedance transformation network 216. According to an example embodiment of the invention, theimpedance transformation network 216 may be a 1:n transformer that is operative to match the output impedance of theswitching power amplifier 220 to the load impedance (e.g., 50 ohms) of the output load 217 (Pout). - Still referring to
FIG. 2 , the BS-cascode switching amplifier 220 may be a CMOS BS-cascode switching amplifier that includes a first common-source device or transistor 202 (M1) having afirst source 205, afirst gate 204, afirst drain 203, and afirst body 206, according to an example embodiment of the invention. Likewise, the CMOS BS-cascode switching amplifier 220 may also include a second common-gate transistor or device 208 (M2) having asecond source 211, asecond gate 210, asecond drain 209, and asecond body 212, according to an example embodiment of the invention. - According to an example embodiment of the invention, the first common-source device 202 (M1) may be connected in series with the second common-gate device 208 (M2) to reduce the voltage stress or burden that may otherwise be borne by a single device. According to an example embodiment of the invention, the devices 202 (M1), 208 (M2) may be connected in series by connecting the
first drain 203 of the first common-source device 202 (M1) to thesecond source 211 of the second common-gate device 208 (M2). Additionally, a body-source amplifier configuration may also be applied to thecascode switching amplifier 220 to reduce or minimize leakage current flow in order to increase the efficiency of theamplifier 220. With a body-source amplifier configuration in accordance with an example embodiment of the invention, thefirst source 205 may be connected to thefirst body 206 of the first common-source device 202 (M1), and thesecond source 211 may be connected to thesecond body 212 of the second common-gate device 208 (M2). Further, thefirst source 205 of the first common-source device 202 (M1) may be connected to ground (GND) while thesecond gate 207 of the second common-gate device 208 (M2) may be connected to a gate bias port 207 (Vg). According to an example embodiment of the invention, an input port 201 (Pin) may be provided at thefirst gate 201 of the first common-source device 202 (M1). - Still referring to
FIG. 2 , anRF choke 213 may be provided between a power supply 214 (Vdd) and thesecond drain 209 of the second common-gate device 208 (M2). TheRF choke 213 may be operative to feed DC power to thedrain 209. According to an example embodiment of the invention, theRF choke 213 may be selected to be large enough such that the current though thesecond drain 209 may be substantially constant. Additionally, an output port of thecascode switching amplifier 220 may be provided at thesecond drain 209 of the second common-gate device 208 (M2) and connected to aload network 215. According to an example embodiment of the invention, theload network 215 may be operative to perform a switching operation between the output port and animpedance transformation network 216. The structure of theload network 215 may be dependent on the characteristics (e.g., class-D, E, or F, etc.) of theswitching power amplifier 220. For example, Class-D, E, and F switching mode power amplifiers (PAs) may require the load networks to perform their own switching operations. In this case, Class-D PAs may require LCR resonators for their operation. Likewise, Class-E PAs may require one or more LCR branches, and class-F PAs may require several lumped elements to perform harmonic termination. In switching operation, one or more devices may be heavily overdriven, and the load networks acting as switching networks may convert DC energy to RF energy, perhaps at 100% efficiency, according to an example embodiment of the invention. - It will be appreciated that the transistors 202 (M1), 208 (M2) may be metal oxide semiconductor field-effect transistors (MOSFETs), according to an example embodiment of the invention. However, it will be appreciated that other field effect transistors FETs may likewise be utilized without departing from example embodiments of the invention.
-
FIG. 3 illustrates a circuit diagram of a CMOS BS-cascode class-E power amplifier 300, according to an example embodiment of the invention. As shown inFIG. 3 , a BS-cascode amplifier configuration may be implemented using a first common-source transistor or device 302 (M1) and a second common-gate transistor or device 308 (M2), according to an example embodiment of the invention. The first device 302 (M1) may include afirst source 305, afirst gate 304, afirst drain 303, and afirst body 306, and the second device 308 (M2) may have asecond source 311, asecond gate 310, asecond drain 309, and asecond body 312. According to an example embodiment of the invention, the first device 302 (M1) may in series with the second device 308 (M2) by connecting thefirst drain 303 to thesecond source 311. Additionally, the BS-cascode amplifier configuration may be implemented by connecting thefirst source 305 to thefirst body 306 as well as thesecond source 31 to thesecond body 312. - In
FIG. 3 , the common-source device 302 (M1) may have itssource 305 connected to ground while the common-gate device 308 (M2) may have itsgate 310 connected to agate bias port 307. Furthermore, as shown inFIG. 3 , the output port at the second drain of the second device 308 (M2) may be connected to aload network 315. According to an example embodiment of the invention, theload network 315 may be an L-C-R network that may be operative for class-E switching conditions. For example, a class-E load network 315 may comprise a series combination of acapacitive component 315, aninductive component 316, and a resistive component 317. According to an example embodiment of the invention, thecomponents -
FIG. 4 illustrates an equivalent circuit model of the BS-cascode power amplifier ofFIG. 3 , according to an example embodiment of the invention. As shown inFIG. 4 , the common-source device 302 (M1) may be represented as aswitch 401 having an OFF state and an ON state, according to an example embodiment of the invention. Likewise, the common-gate device 308 (M2) may be represented as aswitch 404 having an OFF state and an ON state, according to an example embodiment of the invention. According to an example embodiment of the invention, the ON-state resistance 402 (ron1) of common-source device 302 (M1) may be connected in series with the ON-state resistance 405 (ron2) of common-gate device 308 (M2). Still referring toFIG. 4 , theoutput capacitance 403 of the common-source device 302 (M1) may be the sum of the drain-to-body capacitance Cdb1 of device 302 (M1) and the gate-to-source capacitance Cgs2 of device 308 (M2). Theoutput capacitance 403 may be connected in series with theoutput capacitance 406 of device 308 (M2), which may be the drain-to-body capacitance 406 (Cdb2) of device 308 (M2). - It will be appreciated that in some embodiments it may be desirable to reduce or eliminate the leakage current in the common-gate device 308 (M2) when the BS-cascode amplifier is in the OFF state in order to increase the efficiency of the BS-cascode amplifier. According to an example embodiment of the invention, the leakage current of the common-gate device 308 (M2) may be reduced or eliminated by utilizing the BS-cascode amplifier configuration in accordance with an example embodiment of the invention, which places the source of the common-gate device 308 (M2) at a higher voltage than the gate voltage (VG) less the threshold voltage (VTH2) of the common-gate device 308 (M2).
- More specifically, with the BS-cascode amplifier configuration, the source to substrate capacitance Csb1 of device 302 (M1) may be eliminated since the source of device 302 (M1) may be connected to the body of device 302 (M1). Accordingly, the
output capacitance 403 for the common-source device 302 (M1) may be reduced through the elimination of the source to substrate capacitance Csb1. In this way, during an OFF state for the BS-cascode amplifier inFIG. 4 , AC current flows through the series path defined by theoutput capacitances -
FIG. 5 illustrates a circuit diagram of the example CMOS body-ground (BG) cascode class-E power amplifier, according to an example embodiment of the invention. In particular, the circuit diagram ofFIG. 5 illustrates a BG-cascode amplifier configuration that includes a first common-source device 502 having afirst source 505, afirst gate 504, afirst drain 503, and afirst body 506, and a secondcommon-gate device 508 having asecond source 511, asecond gate 510, asecond drain 509, and a second body 512. According to an example embodiment of the invention, the common-source device 502 may be connected in series with thecommon-gate device 508 by connecting thefirst drain 503 to thesecond source 511. According to an example embodiment of the invention, the series connection of the common-source device 502 and thecommon-gate device 508 may reduce the voltage stress that would otherwise be borne by any one device. - In
FIG. 5 , the BG-cascode amplifier configuration may include connecting both thefirst body 506 of the first common-source device 502 and the second body 512 of thecommon-gate device 508 to ground. According to an example embodiment of the invention, thegate 504 of the common-source device 502 may be connected to an input port 501 (Pin) while thegate 510 of thecommon-gate device 508 may be connected to a gate bias port 507 (Vg). According to an example embodiment of the invention, the output port of the BG-cascode amplifier may be provided at thesecond drain 509 of the secondcommon-gate device 508 and connected to a load network. According to an example embodiment of the invention, the load network may be comprised of L-C-R components, including a capacitive component 515 (CS), an inductive component 516 (LS), and a resistive element (RL), that are operative with class-E switching conditions. -
FIG. 6 illustrates an equivalent circuit model of BG-cascode class-E power amplifier, according to an example embodiment of the invention. As shown inFIG. 6 , the common-source device 502 may be represented as aswitch 601 having an OFF state and an ON state, according to an example embodiment of the invention. Likewise, thecommon-gate device 508 may be represented as aswitch 604 having an OFF state and an ON state, according to an example embodiment of the invention. According to an example embodiment of the invention, the ON-state resistance 602 (ron1) of common-source device 502 may be connected in series with the ON-state resistance 605 (ron2) ofcommon-gate device 508. - Still referring to
FIG. 6 , theoutput capacitance 603 of the common-source device 502 may be the sum of drain-to-body capacitance Cdb1 ofdevice 502, the gate-to-source capacitance Cgs2 ofdevice 508, and the source-to-body capacitance Csb2 ofdevice 508. Theoutput capacitance 603 may be separated from theoutput capacitance 606 of thecommon-gate device 508, which may be comprised of the drain-to-body capacitance (Cdb2) ofdevice 508, according to an example embodiment of the invention. - According to an example embodiment of the invention, the source voltage of the
common-gate device 508 may rise up to VG−VTH2 in an OFF state. Because the large voltage difference between drain and source ofdevice 508, thedevice 508 may be in the subthreshold/weak inversion region, leakage current may flow, thereby resulting in power loss. Accordingly, to minimize this leakage current, a tuning inductor may be connected to the source ofdevice 508 to increase the source voltage ofdevice 508 and minimize the leakage current. However, the design of the BG-cascode amplifier may require additional space to accommodate the design of the tuning inductor. -
FIG. 7 shows the simulated voltage waveforms at the drain and source of a common-gate device and gate-to-source voltage VGS of the common-gate device for both BG-cascode and BS-cascode amplifiers, according to an example embodiment of the invention. Each of the cascode structure has a stack configuration of 0.18-μm common-source and 0.35-μm common-gate, according to an example embodiment of the invention. In the OFF state of a common-source device, the source voltage of the common-gate device in the BS-cascode amplifier may be larger than that for a BG-cascode amplifier. According to an example embodiment of the invention, the source voltage of the common-gate device in the BG-cascode amplifier may increase due to charging output capacitor of common-gate device until the common-gate device goes into subthreshold region. The source voltage may rise to VG−VTH2, according to an example embodiment of the invention. The threshold voltage, VTH, of 0.35-um device may be around 1 V when the body is grounded and source is around 2.5 V as shown inFIG. 7 . According to an example embodiment of the invention, the gate-to-source voltage VGS of the common-gate device in BG-cascode may be VTH2 in OFF state of the common-source device, since voltage variation of the source of the common-gate device may is resulted from the leakage current flowing into large output capacitor of the common-source device and almost same. Though the leakage current is small, the power loss may be large because of large voltage difference between source and drain of the common-gate device. On the other hand, the source voltage of the common-gate device in the BS-cascode may be increased in the OFF state of common-source device, since AC current still flows through series capacitor connection, Cdb2 and Cgs2+Cdb1. In an OFF state, due to the current flow, the source voltage of common-gate device M2 may exceed more than VG−VTH, as shownFIG. 7 . In an OFF state of the common-source device M1, the gate-to-source voltage VGS of the common-gate device M2 in the BS-cascode may be smaller than one in BG-cascode amplifier so that the subthreshold current of the BS-cascode may likewise be smaller than that in the BG-cascode amplifier. Additionally, the power loss for a BS-cascode amplifier may be minimized without adding an additional inductor, according to an example embodiment of the invention. - Another aspect of a BS-cascode class-E PA may be a small composition of parasitic output capacitance. The output capacitance of the common-source device M1 in BS-cascode may be smaller than that in a BG-cascode, as shown in
FIG. 4 andFIG. 6 . A small output capacitance can reduce power loss in an OFF state as described herein. Also, small output capacitor of the common-source device M1 may reduce the transition time of the common-gate device M2 from an ON state to an OFF state, and vice versa. Generally, to minimize power loss due to the ON-state resistance ron, the device size may need to be increased until the parasitic capacitance seen from the drain of the common-gate device M2 can be incorporated into circuit with the required parallel capacitance for class-E switching condition. Since the effective capacitance from drain of the common-gate device M2 is series connection of Cdb2 and Cgs2+Cdb1, the total capacitance in BS-cascode may be smaller than that in BG-cascode. Therefore, a larger device may be used without increasing parasitic capacitance, according to an example embodiment of the invention. -
FIG. 8 illustrates example measured results for the operation of an example BS-cascode power amplifier in accordance with an embodiment of the invention. These measurement results illustrate the output power and the power added efficiency of such an example power amplifier. As shown inFIG. 8 , the measured results meet the demand of the power amplifier capability in the frequency range between 1700MHz 1950 MHz. An output power of 30.5 dBm at 1.75 GHz and the corresponding power added efficiency 45% was obtained with a 3.3 V power supply. - Many modifications and other embodiments of the inventions set forth herein will come to mind to one skilled in the art to which these inventions pertain having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is to be understood that the inventions are not to be limited to the specific embodiments disclosed and that modifications and other embodiments are intended to be included within the scope of the appended claims. Although specific terms are employed herein, they are used in a generic and descriptive sense only and not for purposes of limitation.
Claims (20)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/968,852 US7560994B1 (en) | 2008-01-03 | 2008-01-03 | Systems and methods for cascode switching power amplifiers |
CN2008101905496A CN101478294B (en) | 2008-01-03 | 2008-12-30 | System and method for cascode switch power amplifier |
FR0859123A FR2926416A1 (en) | 2008-01-03 | 2008-12-30 | SYSTEMS AND METHODS FOR CASCODE POWER AMPLIFIERS OF COMMUNICATION POWER |
GB0823680A GB2456066B (en) | 2008-01-03 | 2008-12-31 | Systems and methods for cascode switching power amplifiers |
DE102009003892A DE102009003892B4 (en) | 2008-01-03 | 2009-01-02 | Systems and methods for cascode switching power amplifiers |
FI20095001A FI124989B (en) | 2008-01-03 | 2009-01-02 | System and Methods for Cascade Power Amplifiers |
KR1020090000434A KR101079515B1 (en) | 2008-01-03 | 2009-01-05 | System and method for cascode switching power amplifiers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/968,852 US7560994B1 (en) | 2008-01-03 | 2008-01-03 | Systems and methods for cascode switching power amplifiers |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090174480A1 true US20090174480A1 (en) | 2009-07-09 |
US7560994B1 US7560994B1 (en) | 2009-07-14 |
Family
ID=40834379
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/968,852 Active US7560994B1 (en) | 2008-01-03 | 2008-01-03 | Systems and methods for cascode switching power amplifiers |
Country Status (7)
Country | Link |
---|---|
US (1) | US7560994B1 (en) |
KR (1) | KR101079515B1 (en) |
CN (1) | CN101478294B (en) |
DE (1) | DE102009003892B4 (en) |
FI (1) | FI124989B (en) |
FR (1) | FR2926416A1 (en) |
GB (1) | GB2456066B (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101091706B1 (en) | 2010-08-25 | 2011-12-08 | 한국과학기술원 | Multi-band class-e power amplifier for a wireless terminal |
CN104081663A (en) * | 2011-11-29 | 2014-10-01 | 奎尔特实验室有限责任公司 | Guitar amplifier |
US20160020739A1 (en) * | 2014-06-19 | 2016-01-21 | Project Ft, Inc. | Active device which has a high breakdown voltage, is memory-less, traps even harmonic signals and circuits used therewith |
US9843289B2 (en) | 2015-01-06 | 2017-12-12 | Ethertronics, Inc. | Memoryless common-mode insensitive and low pulling VCO |
CN107769736A (en) * | 2017-10-13 | 2018-03-06 | 西安电子科技大学 | Automatic biasing wideband low noise amplifier |
CN108768323A (en) * | 2018-08-14 | 2018-11-06 | 成都嘉纳海威科技有限责任公司 | A kind of high-power high-efficiency high-gain stacks power amplifier against F classes |
CN109104161A (en) * | 2018-08-20 | 2018-12-28 | 上海华虹宏力半导体制造有限公司 | Class E class radio-frequency power amplifier |
WO2020138896A1 (en) * | 2018-12-26 | 2020-07-02 | Samsung Electronics Co., Ltd. | Amplifier for cutting leakage current and electronic device including the amplifier |
US11158624B1 (en) * | 2020-04-24 | 2021-10-26 | Globalfoundries U.S. Inc. | Cascode cell |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI418140B (en) * | 2008-01-21 | 2013-12-01 | Univ Nat Taiwan | Negative-feedback type ultra-wideband signal amplification circuit |
KR101016227B1 (en) | 2008-06-03 | 2011-02-25 | 경희대학교 산학협력단 | Switch mode power amplifier for use in polar transmitter |
US9431975B2 (en) | 2011-04-04 | 2016-08-30 | The Trustees Of Columbia University In The City Of New York | Circuits for providing class-E power amplifiers |
EP2618481A1 (en) | 2012-01-19 | 2013-07-24 | Nxp B.V. | Power amplifier circuit and control method |
CN102684616B (en) * | 2012-05-09 | 2015-08-26 | 惠州市正源微电子有限公司 | Adopt the radio-frequency power amplifier that CMOS technology realizes |
CN103178793A (en) * | 2013-03-14 | 2013-06-26 | 苏州朗宽电子技术有限公司 | High-efficiency variable gain E-type radio frequency power amplifier |
CN103746665B (en) * | 2013-10-17 | 2017-01-25 | 天津大学 | Drive power amplifier with adjustable gain of 0.1-3GHz CMOS |
US10063197B2 (en) | 2014-03-05 | 2018-08-28 | The Trustees Of Columbia University In The City Of New York | Circuits for power-combined power amplifier arrays |
US9614541B2 (en) | 2014-10-01 | 2017-04-04 | The Trustees Of Columbia University In The City Of New York | Wireless-transmitter circuits including power digital-to-amplitude converters |
KR101632279B1 (en) * | 2014-10-16 | 2016-06-21 | 전북대학교산학협력단 | Power amplifier using cascode btts transistors |
US10862429B2 (en) | 2019-01-09 | 2020-12-08 | Silanna Asia Pte Ltd | Apparatus for optimized turn-off of a cascode amplifier |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6342816B1 (en) * | 2000-04-06 | 2002-01-29 | Cadence Design Systems, Inc. | Voltage limiting bias circuit for reduction of hot electron degradation effects in MOS cascode circuits |
US7053718B2 (en) * | 2003-09-25 | 2006-05-30 | Silicon Laboratories Inc. | Stacked RF power amplifier |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1290011A (en) * | 1969-02-11 | 1972-09-20 | ||
EP1344315B1 (en) * | 2000-10-10 | 2008-03-26 | California Institute Of Technology | Class e/f switching power amplifiers |
SE528052C2 (en) | 2004-02-05 | 2006-08-22 | Infineon Technologies Ag | Radio frequency power amplifier with cascaded MOS transistors |
US7221218B2 (en) * | 2004-03-05 | 2007-05-22 | Wionics Research | MOSFET amplifier having feedback controlled transconductance |
CN100492885C (en) * | 2004-03-24 | 2009-05-27 | 三星电子株式会社 | Multiband low noise amplifier |
-
2008
- 2008-01-03 US US11/968,852 patent/US7560994B1/en active Active
- 2008-12-30 CN CN2008101905496A patent/CN101478294B/en not_active Expired - Fee Related
- 2008-12-30 FR FR0859123A patent/FR2926416A1/en active Pending
- 2008-12-31 GB GB0823680A patent/GB2456066B/en not_active Expired - Fee Related
-
2009
- 2009-01-02 FI FI20095001A patent/FI124989B/en active IP Right Grant
- 2009-01-02 DE DE102009003892A patent/DE102009003892B4/en not_active Expired - Fee Related
- 2009-01-05 KR KR1020090000434A patent/KR101079515B1/en active IP Right Grant
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6342816B1 (en) * | 2000-04-06 | 2002-01-29 | Cadence Design Systems, Inc. | Voltage limiting bias circuit for reduction of hot electron degradation effects in MOS cascode circuits |
US7053718B2 (en) * | 2003-09-25 | 2006-05-30 | Silicon Laboratories Inc. | Stacked RF power amplifier |
US7215206B2 (en) * | 2003-09-25 | 2007-05-08 | Silicon Laboratories Inc. | Stacked RF power amplifier |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101091706B1 (en) | 2010-08-25 | 2011-12-08 | 한국과학기술원 | Multi-band class-e power amplifier for a wireless terminal |
CN104081663A (en) * | 2011-11-29 | 2014-10-01 | 奎尔特实验室有限责任公司 | Guitar amplifier |
US9929708B2 (en) | 2014-06-19 | 2018-03-27 | Ethertronics, Inc. | Active device and circuits used therewith |
US9543916B2 (en) * | 2014-06-19 | 2017-01-10 | Project Ft, Inc. | Active device which has a high breakdown voltage, is memory-less, traps even harmonic signals and circuits used therewith |
US20160020739A1 (en) * | 2014-06-19 | 2016-01-21 | Project Ft, Inc. | Active device which has a high breakdown voltage, is memory-less, traps even harmonic signals and circuits used therewith |
US10348259B2 (en) | 2014-06-19 | 2019-07-09 | Ethertronics, Inc. | Active device which has a high breakdown voltage, is memory-less, traps even harmonic signals and circuits used therewith |
US10566942B2 (en) | 2014-06-19 | 2020-02-18 | Ethertronics, Inc. | Active device which has a high breakdown voltage, is memory-less, traps even harmonic signals and circuits used therewith |
US9843289B2 (en) | 2015-01-06 | 2017-12-12 | Ethertronics, Inc. | Memoryless common-mode insensitive and low pulling VCO |
CN107769736A (en) * | 2017-10-13 | 2018-03-06 | 西安电子科技大学 | Automatic biasing wideband low noise amplifier |
CN108768323A (en) * | 2018-08-14 | 2018-11-06 | 成都嘉纳海威科技有限责任公司 | A kind of high-power high-efficiency high-gain stacks power amplifier against F classes |
CN109104161A (en) * | 2018-08-20 | 2018-12-28 | 上海华虹宏力半导体制造有限公司 | Class E class radio-frequency power amplifier |
WO2020138896A1 (en) * | 2018-12-26 | 2020-07-02 | Samsung Electronics Co., Ltd. | Amplifier for cutting leakage current and electronic device including the amplifier |
US11245371B2 (en) | 2018-12-26 | 2022-02-08 | Samsung Electronics Co., Ltd. | Amplifier for cutting leakage current and electronic device including the amplifier |
US11158624B1 (en) * | 2020-04-24 | 2021-10-26 | Globalfoundries U.S. Inc. | Cascode cell |
US20210335772A1 (en) * | 2020-04-24 | 2021-10-28 | Globalfoundries U.S. Inc. | Cascode cell |
Also Published As
Publication number | Publication date |
---|---|
US7560994B1 (en) | 2009-07-14 |
FR2926416A1 (en) | 2009-07-17 |
FI20095001A (en) | 2009-07-04 |
KR20090075640A (en) | 2009-07-08 |
GB0823680D0 (en) | 2009-02-04 |
CN101478294B (en) | 2011-12-28 |
GB2456066A (en) | 2009-07-08 |
FI124989B (en) | 2015-04-15 |
KR101079515B1 (en) | 2011-11-03 |
CN101478294A (en) | 2009-07-08 |
FI20095001A0 (en) | 2009-01-02 |
DE102009003892B4 (en) | 2013-11-07 |
DE102009003892A1 (en) | 2009-07-23 |
GB2456066B (en) | 2011-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7560994B1 (en) | Systems and methods for cascode switching power amplifiers | |
WO2016155614A1 (en) | Cascode radio frequency power amplifier having improved efficiency | |
KR101133416B1 (en) | Feedback biasing for cascode amplifiers | |
US9048793B2 (en) | Systems and methods for operating a power amplifier | |
US9007130B2 (en) | Systems and methods for boosting a received AC signal using a power amplifier including phase conditioners | |
US9935585B2 (en) | RF amplifier operational in different power modes | |
US8305143B2 (en) | Amplifier circuit and transceiver | |
CN102045032A (en) | Power amplifier | |
KR20070079724A (en) | Predistortor for linear of power amplifier | |
TW200731657A (en) | Single-ended input to differential-ended output low noise amplifier implemented with cascode and cascade topology | |
US20240113665A1 (en) | Dual voltage switched branch lna architecture | |
US9438170B2 (en) | Power amplifier | |
US9246451B2 (en) | Power amplifiers with push-pull transistors, capacitive coupling for harmonic cancellation, and inductive coupling to provide differential output signals | |
WO2024099059A1 (en) | Passive circuit in bypass mode of radio frequency receiving module, and radio frequency receiving module | |
US9143185B2 (en) | Transmit-receive switching circuit and wireless device | |
Kang et al. | A dual-mode RF CMOS power amplifier with nonlinear capacitance compensation | |
Tu et al. | An improved 860–960 MHz fully integrated CMOS power amplifier designation for UHF RFID transmitter | |
CN108400791B (en) | Radio frequency transceiver and radio frequency transmitter thereof | |
Hwang et al. | Study of the inter-stage capacitor effects of a RF CMOS power amplifier to enhance its efficiency | |
Du et al. | A single-chip highly efficient CMOS class-e power amplifier for WLAN applications | |
US11502651B2 (en) | Overvoltage protection and gain bootstrap circuit of power amplifier | |
Zhao et al. | A 2.45 GHz CMOS power amplifier with high linearity | |
Kargaran et al. | Highly linear low voltage low power CMOS LNA | |
US11190165B1 (en) | Wideband low power active isolator | |
Ren et al. | A novel stacked class-E-like power amplifier with dual drain output power technique in 0.18 um RFSOI CMOS technology |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GEORGIA TECH RESEARCH CORPORATION, GEORGIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AN, KYU HWAN;YANG, KI SEOK;LEE, CHANG-HO;AND OTHERS;REEL/FRAME:020473/0266;SIGNING DATES FROM 20080104 TO 20080122 Owner name: SAMSUNG ELECTRO-MECHANICS, KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AN, KYU HWAN;YANG, KI SEOK;LEE, CHANG-HO;AND OTHERS;REEL/FRAME:020473/0266;SIGNING DATES FROM 20080104 TO 20080122 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |