US20090090991A1 - Method for Manufacturing Semiconductor Device - Google Patents
Method for Manufacturing Semiconductor Device Download PDFInfo
- Publication number
- US20090090991A1 US20090090991A1 US12/330,203 US33020308A US2009090991A1 US 20090090991 A1 US20090090991 A1 US 20090090991A1 US 33020308 A US33020308 A US 33020308A US 2009090991 A1 US2009090991 A1 US 2009090991A1
- Authority
- US
- United States
- Prior art keywords
- insulation layer
- semiconductor device
- region
- high voltage
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 41
- 238000000034 method Methods 0.000 title description 21
- 238000004519 manufacturing process Methods 0.000 title description 6
- 238000009413 insulation Methods 0.000 claims abstract description 83
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 230000003647 oxidation Effects 0.000 claims description 7
- 238000007254 oxidation reaction Methods 0.000 claims description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- 229920005591 polysilicon Polymers 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 2
- 229910052710 silicon Inorganic materials 0.000 claims description 2
- 239000010703 silicon Substances 0.000 claims description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 9
- 238000002955 isolation Methods 0.000 description 6
- 230000009977 dual effect Effects 0.000 description 4
- 238000005530 etching Methods 0.000 description 3
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- the present invention relates to a method for manufacturing a semiconductor device.
- a source drive integrated circuit requires a dual gate process of a high voltage (HV) and a low voltage (LV), and a gate driver IC requires a triple gate process.
- the dual gate process is divided into a process step for forming an HV device region and a process step for forming an LV device region.
- a first oxide layer is formed on an entire surface of a substrate to form an oxide layer in an HV device region.
- a portion of the first oxide layer formed in an LV device region is removed so as to form an oxide layer in the LV device region.
- a second oxide layer is formed thinner than the first oxide layer in the LV device region.
- the HV device region is formed by thermal oxidation of a first oxide layer to uniformly reduce a hump and improve a threshold voltage, V t . And a portion of the first oxide layer formed in the LV device region is removed because a thinner oxide layer is required in the LV device region than in the HV device region.
- the removing of the portion of the first oxide layer formed in the LV device region may cause damage to a substrate, particularly to a shallow trench isolation (STI), and thus it may cause a problem of a current leakage.
- STI shallow trench isolation
- an oxide layer has a different thickness in the HV device region than in the LV device region.
- the thickness difference may cause damage to the relatively thin LV device region in the substrate, and thus it may cause a current leakage in the LV device region.
- the present invention is directed to a method for manufacturing a semiconductor device that substantially obviates one or more problems due to limitations and disadvantages of the related art.
- An object of the present invention is to provide a method for manufacturing a semiconductor device capable of forming a dual gate in an HV and an LV device region without causing any damage.
- a method for forming a semiconductor device including: sequentially depositing a buffer insulation layer and a first insulation layer on a semiconductor substrate in which a high voltage device region and a low voltage device region are defined; removing a portion of the buffer and first insulation layers to expose a portion of the high voltage device region; forming a second insulation layer thicker than the buffer insulation layer in the portion of the high voltage device region; selectively removing the first and buffer insulation layers such that the second insulation layer and a portion of the buffer insulation layer adjacent to the second insulation layer in the high voltage device region remain; forming a third insulation layer thinner than the first insulation layer in a region where the first and buffer insulation layers have been selectively removed; and forming transistors on the second and third insulation layers in the high and low voltage device regions, respectively.
- a semiconductor device including: a semiconductor substrate in which a high voltage device region and a low voltage device region are defined; a second insulation layer formed in the high voltage device region and a buffer insulation layer adjacent to the second insulation layer; a third insulation layer formed in the low voltage device region; and transistors respectively formed on the second and third insulation layers.
- FIGS. 1A to 1I are cross-sectional views illustrating a method for manufacturing a semiconductor device according to an embodiment of the present invention.
- FIGS. 1A to 1I are cross-sectional views illustrating a method for manufacturing a semiconductor device according to an embodiment of the present invention.
- an HV device forming region (hereinafter referred to as a first region), an LV device forming region (hereinafter referred to as a second region), an active region and an isolation region are defined in a semiconductor substrate 10 .
- Ions are implanted in the first region of the semiconductor substrate 10 using a first mask to form a first well 11 .
- an insulation layer is deposited and planarized on an entire surface of the semiconductor substrate 10 to form isolation layers 12 in the shallow trenches.
- Ions are implanted in the second region of the semiconductor substrate 10 using a second mask to form a second well 13 .
- a buffer insulation layer 14 is formed to a thickness of 100 ⁇ 200 ⁇ on a semiconductor substrate 10 , in which the first and second wells 11 and 13 and the isolation layer 12 are formed.
- the buffer insulation layer 14 is an oxide layer formed using a thermal oxidation process.
- a first insulation layer 15 is formed to a thickness of 450 ⁇ 550 ⁇ on the buffer insulation layer 14 .
- the first insulation layer 15 is formed of silicon nitride.
- a first photoresist 16 is coated on the first insulation layer 15 , and the first photoresist 16 thus coated is patterned using exposure and development processes such that the a portion of the first insulation layer 15 corresponding to a gate electrode forming region in the first region is exposed.
- the portion of the first insulation layer 15 is removed by a thickness of 250 ⁇ 350 ⁇ using the first photoresist as a mask to a thickness of 150 ⁇ 250 ⁇ .
- the first insulation layer 15 is etched by a target thickness of 150 ⁇ 250 ⁇ to expose a portion of the buffer insulation layer 14 in the first region by being immersed in a H 3 PO 4 solution.
- an exposed portion of the buffer insulation layer 14 in the first region is removed by a target thickness of 100 ⁇ 200 ⁇ or more to expose the first well 11 of the semiconductor substrate 10 by being immersed in a HF solution using the first insulation layer 15 as a mask.
- the second insulation layer 22 is formed to have a local oxidation of silicon (LOCOS) shape, and to be wider than a first gate electrode 19 a in the first region, which will be formed in a subsequent process.
- LOC local oxidation of silicon
- the removing of the exposed portion of the buffer insulation layer 14 in a HF solution by a target thickness of 100 ⁇ 200 ⁇ or more is intended for completely removing the exposed portion of the buffer insulation layer 14 because a thickness of the exposed portion of the buffer insulation layer 14 ranges 100 ⁇ to 200 ⁇ .
- the second insulation layer 22 has a thickness of 350 ⁇ 450 ⁇ by a thermal oxidation when the buffer insulation layer 14 has a thickness of 100 ⁇ 200 ⁇ according to an embodiment of the present invention
- the present invention is not limited thereto, but instead, the second insulation layer 22 and the buffer insulation layer 14 may also have any other thickness while maintaining the proportional relationship.
- the first insulation layer 15 is immersed in a H 3 PO 4 solution and removed by a target thickness of 250 ⁇ 350 ⁇ or more so that the buffer insulation layer 14 is exposed.
- a second photoresist 17 is coated on an entire surface of the semiconductor substrate 10 and the second photoresist 17 thus coated is selectively patterned such that the second photoresist 17 is wider than the second insulation layer in the first region using exposure and development processes.
- a portion of the buffer insulation layer 14 is removed by a target thickness of 100 ⁇ 200 ⁇ or more to exposure a portion of the semiconductor substrate 10 including a portion of the first well 11 and the second well 13 by being immersed in a HF solution using the second photoresist 17 thus patterned as a mask.
- a third insulation layer 18 is formed thinner than the buffer insulation layer 14 on the exposed surface of the semiconductor substrate 10 and the first and second wells 11 and 13 , using a thermal oxidation.
- the third insulation layer 18 serves as a gate insulation layer in the second region.
- a polysilicon layer is deposited on the entire surface of the semiconductor substrate 10 .
- a first gate electrode 19 a is formed on the second insulation layer 22 in the first region, and a second gate electrode 19 b is formed on the second region using a gate forming mask.
- the third insulation layer 18 is formed not only in the second region but also in a portion of the first region adjacent to the second region, the thickness of the third insulation layer 18 is the same in the second region and in the portion of the first region (source and drain forming regions). Therefore, it is possible to etch the third insulation layer to the same target depth in the second region and the portion of the first region for forming the first and second gate electrodes 19 a and 19 b . It is also possible to prevent an occurrence of damages in the trench isolation layer and in the second region of the substrate, which is an LV device forming region.
- source and drain regions are formed both in the first well 11 at both lateral sides of the first gate electrode 19 a and in the second well 13 at both lateral sides of the second gate electrode 19 b.
- a metal layer is deposited and annealed on an entire surface of the substrate including the source and drain regions to form salicide layers 20 on surfaces of the source and drain regions.
- a first source electrode 21 a and a first drain electrode 21 b are respectively formed on the source and drain regions in the first region, where the salicide layers are formed.
- a second source electrode 21 c and a second drain electrode 21 d are respectively formed on the source and drain regions in the second region.
- a first transistor including the first gate electrode 19 a , the source and drain regions, the salicide layers 20 in the source and drain regions, the first source electrode 21 a and the first drain electrode 21 b is formed in the first region.
- a second transistor including the second gate electrode 19 b , the source and drain regions, the salicide layers 20 in the source and drain regions, the second source electrode 21 c and the second drain electrode 21 d is formed in the second region.
- portions of the third insulation layers where the salicide layers are formed, located in the first and second regions have the same thickness, it is possible to prevent an etch damage during the etching for forming source and drain regions.
- the method for forming a semiconductor device according to the present invention has the following advantages.
- the insulation layer may be etched by the same target depth during an etching for forming a first and a second gate electrode for each region.
- portions of the insulation layers where the salicide layers are formed, located in the HV and LV device forming regions have the same thicknesses. Thus, it is possible to prevent an occurrence of an etch damage in the LV device forming region, to prevent a current leakage, and therefore, to increase the yield.
- a dual gate is formed by once performing depositing and etching processes of a polysilicon.
Abstract
A semiconductor device is provided. The semiconductor device according to the present invention includes a semiconductor substrate, a second insulation layer, a buffer insulation layer adjacent to the second insulation layer, a third insulation layer and transistors. A high voltage device region and a low voltage device region are defined in the semiconductor substrate. The second and third insulation layers are formed in the high and low voltage device regions, respectively. The transistors are formed on the second and third insulation layers, respectively.
Description
- This application is a divisional of co-pending U.S. patent application Ser. No. 11/646,894, filed Dec. 27, 2006 (Attorney Docket No. SP0200610-0093US), which is incorporated herein by reference in its entirety.
- 1. Field of the Invention
- The present invention relates to a method for manufacturing a semiconductor device.
- 2. Description of the Related Art
- In a semiconductor product such as a liquid crystal display device drive integrated circuit (LDI), a source drive integrated circuit (IC) requires a dual gate process of a high voltage (HV) and a low voltage (LV), and a gate driver IC requires a triple gate process.
- The dual gate process is divided into a process step for forming an HV device region and a process step for forming an LV device region.
- To begin with, a first oxide layer is formed on an entire surface of a substrate to form an oxide layer in an HV device region. A portion of the first oxide layer formed in an LV device region is removed so as to form an oxide layer in the LV device region. A second oxide layer is formed thinner than the first oxide layer in the LV device region. After that, a process for forming a gate electrode and source/drain electrodes in respective device regions is performed.
- The HV device region is formed by thermal oxidation of a first oxide layer to uniformly reduce a hump and improve a threshold voltage, Vt. And a portion of the first oxide layer formed in the LV device region is removed because a thinner oxide layer is required in the LV device region than in the HV device region.
- However, the removing of the portion of the first oxide layer formed in the LV device region may cause damage to a substrate, particularly to a shallow trench isolation (STI), and thus it may cause a problem of a current leakage.
- Further, when a process for forming a silicide in an HV and an LV device region is performed, an oxide layer has a different thickness in the HV device region than in the LV device region. The thickness difference may cause damage to the relatively thin LV device region in the substrate, and thus it may cause a current leakage in the LV device region.
- Accordingly, the present invention is directed to a method for manufacturing a semiconductor device that substantially obviates one or more problems due to limitations and disadvantages of the related art.
- An object of the present invention is to provide a method for manufacturing a semiconductor device capable of forming a dual gate in an HV and an LV device region without causing any damage.
- Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those skilled in the art upon examination of the following or may be learned from practice of the invention. The objectives and other advantages of the invention may be realized and attained by the structure(s) particularly pointed out in the written description and claims hereof as well as the appended drawings.
- To achieve these objects and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, there is provided a method for forming a semiconductor device, the method including: sequentially depositing a buffer insulation layer and a first insulation layer on a semiconductor substrate in which a high voltage device region and a low voltage device region are defined; removing a portion of the buffer and first insulation layers to expose a portion of the high voltage device region; forming a second insulation layer thicker than the buffer insulation layer in the portion of the high voltage device region; selectively removing the first and buffer insulation layers such that the second insulation layer and a portion of the buffer insulation layer adjacent to the second insulation layer in the high voltage device region remain; forming a third insulation layer thinner than the first insulation layer in a region where the first and buffer insulation layers have been selectively removed; and forming transistors on the second and third insulation layers in the high and low voltage device regions, respectively.
- In another aspect of the present invention, there is provided a semiconductor device including: a semiconductor substrate in which a high voltage device region and a low voltage device region are defined; a second insulation layer formed in the high voltage device region and a buffer insulation layer adjacent to the second insulation layer; a third insulation layer formed in the low voltage device region; and transistors respectively formed on the second and third insulation layers.
- It is to be understood that both the foregoing general description and the following detailed description of the present invention are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principle(s) of the invention. In the drawings:
-
FIGS. 1A to 1I are cross-sectional views illustrating a method for manufacturing a semiconductor device according to an embodiment of the present invention. - Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
-
FIGS. 1A to 1I are cross-sectional views illustrating a method for manufacturing a semiconductor device according to an embodiment of the present invention. - Referring to
FIG. 1A , an HV device forming region (hereinafter referred to as a first region), an LV device forming region (hereinafter referred to as a second region), an active region and an isolation region are defined in asemiconductor substrate 10. - Ions are implanted in the first region of the
semiconductor substrate 10 using a first mask to form afirst well 11. - After shallow trenches are formed in each boundary and isolation regions of the first and second regions, an insulation layer is deposited and planarized on an entire surface of the
semiconductor substrate 10 to formisolation layers 12 in the shallow trenches. - Ions are implanted in the second region of the
semiconductor substrate 10 using a second mask to form asecond well 13. - Afterward, a
buffer insulation layer 14 is formed to a thickness of 100˜200 Å on asemiconductor substrate 10, in which the first andsecond wells isolation layer 12 are formed. Thebuffer insulation layer 14 is an oxide layer formed using a thermal oxidation process. - Referring to
FIG. 1B , afirst insulation layer 15 is formed to a thickness of 450˜550 Å on thebuffer insulation layer 14. Thefirst insulation layer 15 is formed of silicon nitride. - Referring to
FIG. 1C , afirst photoresist 16 is coated on thefirst insulation layer 15, and thefirst photoresist 16 thus coated is patterned using exposure and development processes such that the a portion of thefirst insulation layer 15 corresponding to a gate electrode forming region in the first region is exposed. - Afterward, the portion of the
first insulation layer 15 is removed by a thickness of 250˜350 Å using the first photoresist as a mask to a thickness of 150˜250 Å. - Referring to
FIG. 1D , after thefirst photoresist 16 is removed, thefirst insulation layer 15 is etched by a target thickness of 150˜250 Å to expose a portion of thebuffer insulation layer 14 in the first region by being immersed in a H3PO4 solution. - Referring to
FIG. 1E , an exposed portion of thebuffer insulation layer 14 in the first region is removed by a target thickness of 100˜200 Å or more to expose thefirst well 11 of thesemiconductor substrate 10 by being immersed in a HF solution using thefirst insulation layer 15 as a mask. - Then, a selective thermal oxidation is performed using the
first insulation layer 15 as a mask so as to form asecond insulation layer 22 having a thickness of 350˜450 Å. At this time, thesecond insulation layer 22 is formed to have a local oxidation of silicon (LOCOS) shape, and to be wider than afirst gate electrode 19 a in the first region, which will be formed in a subsequent process. - The removing of the exposed portion of the
buffer insulation layer 14 in a HF solution by a target thickness of 100˜200 Å or more is intended for completely removing the exposed portion of thebuffer insulation layer 14 because a thickness of the exposed portion of thebuffer insulation layer 14 ranges 100 Å to 200 Å. - Although the
second insulation layer 22 has a thickness of 350˜450 Å by a thermal oxidation when thebuffer insulation layer 14 has a thickness of 100˜200 Å according to an embodiment of the present invention, the present invention is not limited thereto, but instead, thesecond insulation layer 22 and thebuffer insulation layer 14 may also have any other thickness while maintaining the proportional relationship. - Referring to
FIG. 1F , thefirst insulation layer 15 is immersed in a H3PO4 solution and removed by a target thickness of 250˜350 Å or more so that thebuffer insulation layer 14 is exposed. - Referring to
FIG. 1G , asecond photoresist 17 is coated on an entire surface of thesemiconductor substrate 10 and thesecond photoresist 17 thus coated is selectively patterned such that thesecond photoresist 17 is wider than the second insulation layer in the first region using exposure and development processes. - Afterward, a portion of the
buffer insulation layer 14 is removed by a target thickness of 100˜200 Å or more to exposure a portion of thesemiconductor substrate 10 including a portion of thefirst well 11 and thesecond well 13 by being immersed in a HF solution using thesecond photoresist 17 thus patterned as a mask. - Referring to
FIG. 1H , after removing thesecond photoresist 17, athird insulation layer 18 is formed thinner than thebuffer insulation layer 14 on the exposed surface of thesemiconductor substrate 10 and the first andsecond wells third insulation layer 18 serves as a gate insulation layer in the second region. - Then, a polysilicon layer is deposited on the entire surface of the
semiconductor substrate 10. Afterward, afirst gate electrode 19 a is formed on thesecond insulation layer 22 in the first region, and asecond gate electrode 19 b is formed on the second region using a gate forming mask. - At this time, because the
third insulation layer 18 is formed not only in the second region but also in a portion of the first region adjacent to the second region, the thickness of thethird insulation layer 18 is the same in the second region and in the portion of the first region (source and drain forming regions). Therefore, it is possible to etch the third insulation layer to the same target depth in the second region and the portion of the first region for forming the first andsecond gate electrodes - Also, source and drain regions, although not shown, are formed both in the first well 11 at both lateral sides of the
first gate electrode 19 a and in the second well 13 at both lateral sides of thesecond gate electrode 19 b. - Referring to
FIG. 1I , a metal layer is deposited and annealed on an entire surface of the substrate including the source and drain regions to form salicide layers 20 on surfaces of the source and drain regions. - Afterward, a
first source electrode 21 a and afirst drain electrode 21 b are respectively formed on the source and drain regions in the first region, where the salicide layers are formed. And asecond source electrode 21 c and asecond drain electrode 21 d are respectively formed on the source and drain regions in the second region. - As described above, a first transistor including the
first gate electrode 19 a, the source and drain regions, the salicide layers 20 in the source and drain regions, thefirst source electrode 21 a and thefirst drain electrode 21 b is formed in the first region. And a second transistor including thesecond gate electrode 19 b, the source and drain regions, the salicide layers 20 in the source and drain regions, thesecond source electrode 21 c and thesecond drain electrode 21 d is formed in the second region. - Since portions of the third insulation layers where the salicide layers are formed, located in the first and second regions have the same thickness, it is possible to prevent an etch damage during the etching for forming source and drain regions.
- The method for forming a semiconductor device according to the present invention has the following advantages.
- First, as an insulation layer is formed to the same thickness in source and drain regions respectively formed in HV and LV device forming regions, the insulation layer may be etched by the same target depth during an etching for forming a first and a second gate electrode for each region. Thus, it is possible to prevent an occurrence of a damage in a second region of a substrate, which is the LV device forming region, to prevent a current leakage, and therefore, to increase the yield.
- Second, portions of the insulation layers where the salicide layers are formed, located in the HV and LV device forming regions have the same thicknesses. Thus, it is possible to prevent an occurrence of an etch damage in the LV device forming region, to prevent a current leakage, and therefore, to increase the yield.
- Third, a dual gate is formed by once performing depositing and etching processes of a polysilicon.
- It will be apparent to those skilled in the art that various modifications and variations can be made in the present invention. Thus, it is intended that the present invention covers the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.
Claims (14)
1. A semiconductor device comprising:
a semiconductor substrate having a high voltage device region and a low voltage device region;
a high voltage insulation layer in the high voltage device region with a buffer insulation layer adjacent thereto;
a low voltage insulation layer in the low voltage device region; and
transistor gate electrodes on the high voltage insulation layer and the low voltage insulation layer.
2. The semiconductor device according to claim 1 , wherein the high voltage insulation layer is thicker than the buffer insulation layer and the low voltage insulation layer.
3. The semiconductor device according to claim 1 , wherein the high voltage insulation layer comprises a local oxidation of silicon (LOCOS) structure.
4. The semiconductor device according to claim 1 , wherein the buffer insulation layer is thicker than the low voltage insulation layer.
5. The semiconductor device according to claim 1 , further comprising source and drain regions at lateral sides of the gate electrodes.
6. The semiconductor device according to claim 5 , further comprising a salicide layer on the source and drain regions.
7. The semiconductor device according to claim 5 , further comprising source and drain electrodes in contact with the respective source and drain regions.
8. The semiconductor device according to claim 1 , wherein the high voltage insulation layer has a thickness of about 350˜450 Å.
9. The semiconductor device according to claim 1 , wherein the high voltage insulation layer is wider than the corresponding gate electrode on the high voltage insulation layer.
10. The semiconductor device according to claim 1 , wherein the buffer insulation layer has a thickness of 100˜200 Å.
11. The semiconductor device according to claim 1 , wherein the buffer insulation layer comprises an oxide.
12. The semiconductor device according to claim 1 , wherein the high voltage insulation layer and the buffer insulation layer have a thickness ratio of from 7:4 to 9:2.
13. The semiconductor device according to claim 1 , wherein the low voltage insulation layer serves as a gate insulation layer in the low voltage device region.
14. The semiconductor device according to claim 1 , wherein the transistor gate electrodes comprise polysilicon.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/330,203 US20090090991A1 (en) | 2005-12-29 | 2008-12-08 | Method for Manufacturing Semiconductor Device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050133185A KR100698086B1 (en) | 2005-12-29 | 2005-12-29 | Method for fabricating of semiconductor device |
KR10-2005-0133185 | 2005-12-29 | ||
US11/646,894 US7476592B2 (en) | 2005-12-29 | 2006-12-27 | Method for manufacturing semiconductor device |
US12/330,203 US20090090991A1 (en) | 2005-12-29 | 2008-12-08 | Method for Manufacturing Semiconductor Device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/646,894 Division US7476592B2 (en) | 2005-12-29 | 2006-12-27 | Method for manufacturing semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090090991A1 true US20090090991A1 (en) | 2009-04-09 |
Family
ID=38223492
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/646,894 Expired - Fee Related US7476592B2 (en) | 2005-12-29 | 2006-12-27 | Method for manufacturing semiconductor device |
US12/330,203 Abandoned US20090090991A1 (en) | 2005-12-29 | 2008-12-08 | Method for Manufacturing Semiconductor Device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/646,894 Expired - Fee Related US7476592B2 (en) | 2005-12-29 | 2006-12-27 | Method for manufacturing semiconductor device |
Country Status (2)
Country | Link |
---|---|
US (2) | US7476592B2 (en) |
KR (1) | KR100698086B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8513678B2 (en) * | 2007-05-18 | 2013-08-20 | Semiconductor Energy Laboratory Co., Ltd. | Light-emitting device |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030047780A1 (en) * | 2001-09-11 | 2003-03-13 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US20050130365A1 (en) * | 2003-10-10 | 2005-06-16 | Takafumi Noda | Method of manufacturing semi conductor device |
US20050139860A1 (en) * | 2003-10-22 | 2005-06-30 | Snyder John P. | Dynamic schottky barrier MOSFET device and method of manufacture |
US20050266644A1 (en) * | 2004-05-31 | 2005-12-01 | Nec Electronics Corporation | Method of manufacturing semiconductor device having multiple gate oxide films |
US20060151840A1 (en) * | 2005-01-11 | 2006-07-13 | Oki Electric Industry Co., Ltd. | Semiconductor device and a method of manufacturing thereof |
US20060194438A1 (en) * | 2004-06-25 | 2006-08-31 | Rao Rajesh A | Method of forming a nanocluster charge storage device |
US7205630B2 (en) * | 2004-07-12 | 2007-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for a semiconductor device having low and high voltage transistors |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100575361B1 (en) * | 2003-12-31 | 2006-05-03 | 동부일렉트로닉스 주식회사 | Method for fabricating flash gate and high voltage gate |
-
2005
- 2005-12-29 KR KR1020050133185A patent/KR100698086B1/en active IP Right Grant
-
2006
- 2006-12-27 US US11/646,894 patent/US7476592B2/en not_active Expired - Fee Related
-
2008
- 2008-12-08 US US12/330,203 patent/US20090090991A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030047780A1 (en) * | 2001-09-11 | 2003-03-13 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US20050130365A1 (en) * | 2003-10-10 | 2005-06-16 | Takafumi Noda | Method of manufacturing semi conductor device |
US20050139860A1 (en) * | 2003-10-22 | 2005-06-30 | Snyder John P. | Dynamic schottky barrier MOSFET device and method of manufacture |
US20050266644A1 (en) * | 2004-05-31 | 2005-12-01 | Nec Electronics Corporation | Method of manufacturing semiconductor device having multiple gate oxide films |
US20060194438A1 (en) * | 2004-06-25 | 2006-08-31 | Rao Rajesh A | Method of forming a nanocluster charge storage device |
US7205630B2 (en) * | 2004-07-12 | 2007-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for a semiconductor device having low and high voltage transistors |
US20060151840A1 (en) * | 2005-01-11 | 2006-07-13 | Oki Electric Industry Co., Ltd. | Semiconductor device and a method of manufacturing thereof |
Also Published As
Publication number | Publication date |
---|---|
US20070152293A1 (en) | 2007-07-05 |
US7476592B2 (en) | 2009-01-13 |
KR100698086B1 (en) | 2007-03-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7118954B1 (en) | High voltage metal-oxide-semiconductor transistor devices and method of making the same | |
US7432163B2 (en) | Method of manufacturing semiconductor device that includes forming adjacent field regions with a separating region therebetween | |
JPH0766406A (en) | Self-aligned silicide mosfet and its manufacture | |
US5719426A (en) | Semiconductor device and manufacturing process thereof | |
US7605069B2 (en) | Method for fabricating semiconductor device with gate | |
US7476592B2 (en) | Method for manufacturing semiconductor device | |
JP2000236090A (en) | Manufacture of semiconductor device | |
US7033932B2 (en) | Method for fabricating a semiconductor device having salicide | |
US11527409B2 (en) | Contact slots forming method applying photoresists | |
US6238958B1 (en) | Method for forming a transistor with reduced source/drain series resistance | |
KR100580581B1 (en) | Method for manufacturing a semiconductor device | |
KR101128698B1 (en) | High voltage transistor and method for manufacturing semiconductor device having the same | |
KR100311502B1 (en) | Method for manufacturing semiconductor device the same | |
KR100314800B1 (en) | method of fabricating thin film transistor in semiconductor device | |
KR100451756B1 (en) | Method for fabricating semiconductor device the same | |
KR100774801B1 (en) | Forming method of multiple gate dielectric layer | |
KR100290912B1 (en) | Method for fabricating isolation region of semiconductor device | |
KR100281144B1 (en) | Semiconductor device and manufacturing method | |
KR101012438B1 (en) | Method of manufacturing semiconductor device | |
KR101032116B1 (en) | Method of manufacturing lcos device | |
KR20040000684A (en) | Method of manufacturing semiconductor device | |
KR100298462B1 (en) | Method for Manufacturing of Semiconductor Device | |
KR100800922B1 (en) | Method of manufacturing transistor in semiconductor device | |
US7524714B2 (en) | Method for manufacturing semiconductor device | |
KR100432893B1 (en) | Method for forming a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |