US20090066823A1 - Solid-state image pickup device and clamp control method therefor - Google Patents
Solid-state image pickup device and clamp control method therefor Download PDFInfo
- Publication number
- US20090066823A1 US20090066823A1 US12/264,030 US26403008A US2009066823A1 US 20090066823 A1 US20090066823 A1 US 20090066823A1 US 26403008 A US26403008 A US 26403008A US 2009066823 A1 US2009066823 A1 US 2009066823A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- clamp
- image pickup
- solid
- pickup device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title description 7
- 230000002596 correlated effect Effects 0.000 claims abstract description 13
- 238000005070 sampling Methods 0.000 claims abstract description 12
- 230000001276 controlling effect Effects 0.000 claims description 7
- 230000000694 effects Effects 0.000 abstract description 26
- 238000010276 construction Methods 0.000 description 46
- 239000003990 capacitor Substances 0.000 description 44
- 238000010586 diagram Methods 0.000 description 32
- 230000000875 corresponding effect Effects 0.000 description 10
- 238000011109 contamination Methods 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000009189 diving Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
- H04N25/616—Noise processing, e.g. detecting, correcting, reducing or removing noise involving a correlated sampling function, e.g. correlated double sampling [CDS] or triple sampling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
- H04N25/63—Noise processing, e.g. detecting, correcting, reducing or removing noise applied to dark current
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/75—Circuitry for providing, modifying or processing image signals from the pixel array
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/78—Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters
Definitions
- the present invention relates to a solid-state image pickup device for feeding back video signals picked up by an image sensor and applying the feedback video signals thus achieved as a control signal, and a clamp control method for the solid-state image pickup device.
- FIG. 15 is a block diagram showing an example of an analog front end processor (hereinafter referred to as “analog FE”) equipped to a conventional solid-state image pickup device.
- analog FE analog front end processor
- An analog FE 1 has a CDS (Correlated Double Sampling) circuit 3 for performing correlated double sampling processing on an input signal Vin input from an input terminal 2 by using plural sample hold (SH) circuits, an AGC (Automatic Gain Control) circuit 4 for controlling the gain of the CDS circuit 3 , a low pass filter (LPF) circuit 5 for low-passing the output of the AGC circuit 4 , a drive (DRV) amplifier 6 for amplifying the output of the LPF circuit 5 and outputting the amplified output from an output terminal 7 , a clamp circuit 18 for clamping the output signal DRVout of the DRV amplifier 6 to a predetermined reference value.
- the output signal DRVout is clamped during a black reference signal period of an image pickup device by the clamp circuit 18 .
- the clamp circuit 18 has a feedback loop 18 A for feeding back the output signal DRVout of the DRV amplifier 6 , a switch 18 B for opening/closing the feedback loop 18 A on the basis of a clamp control signal CLPOB input from the external, and an OP amplifier 12 for comparing the voltage value of the output signal DRVout with a reference voltage value Vref based on a predetermined reference voltage source 11 and outputting the differential signal thereof.
- the AGC circuit 4 is controlled on the basis of the differential signal ⁇ Vout from the OP amplifier 12 to clamp the output signal so that the voltage value of the output signal DRVout and the reference voltage value Vref are equal to each other.
- a node 18 C connected to an external feedback-loop capacitor 15 through an external connection terminal 14 of the analog FE 1 is equipped between the switch 18 B of the feedback loop 18 A and the AGC circuit 4 . Further, the OP amplifier 12 and the reference voltage source 11 are connected to a reference power source capacitance 9 through an external connection terminal 8 of the analog FE 1 . Further, the clamp control signal CLPOB is input from the external connection terminal 19 .
- IC constituting such an analog FE 1 is usually used as a signal processing IC for the output signal of a solid-state image pickup device such as a CCD image sensor, or a CMOS image sensor.
- the conventional CCD image sensor or the CMOS image sensor generally has a black reference signal at least one of a vertical blanking period and a horizontal blanking period, and sets the clamp control signal CLPOB input from the external to “ON” during a black reference signal output period at a frame period or a horizontal period and actuates the switch 18 B of the feedback loop 18 A so that the voltage value of the output signal DRVout and the reference voltage value Vref are equal to the same voltage. Accordingly, even when the black reference signal voltage of the input signal is varied, the output signal DRVout can be output on the basis of the constant reference voltage value Vref fixed at all times.
- FIG. 16 is a block diagram showing an analog FE 2 equipped to another conventional solid-state image pickup device.
- the common elements with FIG. 15 are represented by the same reference numerals.
- the analog FE 2 of FIG. 16 is designed so that the reference voltage source 11 of the clamp circuit 18 shown in FIG. 15 described above is equipped at the outside of IC (not shown), and the reference voltage value Vref is input from an external connection terminal 17 .
- the feedback loop 18 A, the switch 18 B, the OP amplifier 12 , etc. of the clamp circuit 18 are equipped in IC.
- the output of the LPF circuit 5 is used as a signal to be fed back as shown in FIG. 16 .
- This type of analog FE is used for a one-chip circuit containing not only the CDS function and the AGC function, but also an A/D (Analog-Digital Converter) function and a TG (Timing Generator) function of driving an image sensor. Further, a solid-state image pickup device such as CDD, or a CMOS image sensor which contains these functions therein is broadly used.
- FIG. 17 is a diagram showing an example of a noise voltage contaminated to the power source as described above, and the ordinate represents the noise voltage while the abscissa represents the frequency.
- the output signal DRVout from the IC chip described above is delivered to a signal processing board (or signal processing IC) at the next stage, however, the problem of noise contamination from the signal processing board (or signal processing IC) exists.
- noises contaminated into an image exist the 30 Hz noise corresponding to a frame frequency contaminated from the signal processing board (or signal processing IC) at the next stage, higher harmonic wave frequency noises of the 30 Hz noise, a 50 Hz noise contaminated from the power source and the higher harmonic wave frequency noises of the 50 Hz noise. Accordingly, it is required to suppress the noises contaminated from the power source and the noises contaminated from the signal processing board (or signal processing IC) at the next stage as described above.
- This capacitance value is equal to a large value (about 0.1 ⁇ F to 10 ⁇ F), and thus a large part volume is needed. Therefore, it is difficult to miniaturize a camera system using such an IC chip as described above.
- the present invention has an object to provide a solid-state image pickup device which can suppress the effect of noises contaminated from a power source, an external circuit, etc. into a clamp circuit for clamping an output signal during a black reference signal period in an analog front end IC chip having a CDS function, an AGC function, etc., and simplify the construction of the IC chip, and a clamp control method for the solid-state image pickup device.
- a solid-state image pickup device including an image sensor having a black reference signal during at least one of a vertical blanking period and a horizontal blanking period, a correlated double sampling circuit for removing noises from the output signal from the image sensor, a gain control amplifier for amplifying the output signal of the correlated double sampling circuit, and a clamp circuit for making the output value of the gain control amplifier corresponding to the period of the blank reference signal coincident with a predetermined reference value, wherein the clamp circuit has a feedback loop for performing feedback control on the gain control amplifier on the basis of the output signal, operating means for comparing the output signal output to the feedback loop with the reference value and outputting a clamp signal, a switch for opening/closing the feedback loop in accordance with the period of the black reference signal, and gain control means for controlling the gain of the clamp signal supplied to the gain control amplifier.
- a solid-state image pickup device including an image sensor having a black reference signal during at least one of a vertical blanking period and a horizontal blanking period, a correlated double sampling circuit for removing noises from the output signal from the image sensor, again control amplifier for amplifying the output signal of the correlated double sampling circuit, and a clamp circuit for making the output value of the gain control amplifier corresponding to the period of the blank reference signal coincident with a predetermined reference value, wherein the clamp circuit has a feedback loop for performing feedback control on the gain control amplifier on the basis of the output signal, operating means for comparing the output signal output to the feedback loop with the reference value and outputting a clamp signal, a switch for opening/closing the feedback loop in accordance with the period of the black reference signal, and has at least one node connected to a first capacitance element to suppress voltage variation out of a feedback clamp period so that the node concerned is prevented from being kept under a floating state out of the clamp period.
- a clamp control method for a solid-state image pickup device including an image sensor having a black reference signal during at least one of a vertical blanking period and a horizontal blanking period, a correlated double sampling circuit for removing noises from the output signal from the image sensor, a gain control amplifier for amplifying the output signal of the correlated double sampling circuit, and a clamp circuit for making the output value of the gain control amplifier corresponding to the period of the blank reference signal coincident with a predetermined reference value, the clamp circuit having a feedback loop for performing feedback control on the gain control amplifier on the basis of the output signal, operating means for comparing the output signal output to the feedback loop with the reference value and outputting a clamp signal, a switch for opening/closing the feedback loop in accordance with the period of the black reference signal, and gain control means for controlling the gain of the clamp signal supplied to the gain control amplifier, wherein the gain of the clamp signal supplied to the gain control amplifier is controlled by another gain control means different from the operating means.
- the clamp circuit for making the output value of the gain control amplifier corresponding to the period of the black reference signal with the predetermined reference value is equipped with the gain control means for controlling the gain of the clamp signal supplied to the gain control amplifier. Therefore, even when various kinds of noises are contaminated from a power source, an external circuit or the like into the clamp circuit, the noises can be suppressed by the gain control means and the effect of the noises on the gain control amplifier can be reduced, thereby suppressing the effect of noises on image pickup signals.
- the node connected to the first capacitance element for suppressing the voltage variation out of the feedback clamp period is prevented from being kept under the floating state out of the clamp period, whereby the state of the clamp circuit can be stabilized during the period other than the clamp period, and the effect of hum noises, etc. can be suppressed.
- FIG. 1 is a timing chart showing the states of respective signals to explain the operation principle of the present invention
- FIG. 2 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a first embodiment of the present invention
- FIG. 3 is a diagram showing a specific example of the control operation of gain control means in the construction of the first embodiment shown in FIG. 2 ;
- FIG. 4 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a second embodiment of the present invention.
- FIG. 5 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a third embodiment of the present invention.
- FIG. 6 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a fourth embodiment of the present invention.
- FIG. 7 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a fifth embodiment of the present invention.
- FIG. 8 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a sixth embodiment of the present invention.
- FIG. 9 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a seventh embodiment of the present invention.
- FIG. 10 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to an eighth embodiment of the present invention.
- FIG. 11 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a ninth embodiment of the present invention.
- FIG. 12 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a tenth embodiment of the present invention.
- FIG. 13 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to an eleventh embodiment of the present invention.
- FIG. 14 is a block diagram showing the overall construction of a solid-state image pickup device (CMOS-type image sensor) having the analog FE of each of the embodiments of the present invention
- FIG. 15 is a block diagram showing a first construction of an analog FE equipped to a conventional solid-state image pickup device
- FIG. 16 is a block diagram showing a second construction of the analog FE equipped to the conventional solid-state image pickup device.
- FIG. 17 is a diagram showing a specific example of a noise voltage contaminated in a power source in the conventional solid-state image pickup device.
- FIG. 1 is a timing chart showing the states of respective signals to explain the operation principle of the present invention.
- the timing chart of FIG. 1 shows a horizontal timing period (H timing) 30 , an output signal (DRVout) 31 of the analog FE, a clamp control signal (CLPOB) 32 for making the analog FE execute the clamp operation, AGCCLP signal 33 corresponding to a voltage state at the clamp time of an AGC circuit of the analog FE and the timings 34 - 1 and 34 - 2 of two noise countermeasures A and B.
- the DRVout signal 31 includes signals which are output during a black reference period (front OPB portion) 31 - 1 located before 1H period, during a black reference period (rear OPB portion) 31 - 2 located subsequently to 1H period and during an effective period 31 - 3 between the above black reference periods.
- the clamp operation is carried out on a part of the area of the signal 31 - 1 of the front black reference period by the first CLPOB signal 32 - 1 . That is, the feedback loop circuit of the analog FE is operated during only the CLPOB period 32 - 1 to make the output of the DRVout 31 , that is, the voltage of the black reference period based on a part of the front OPB portion 31 - 1 coincident with a reference signal voltage Vref described later.
- the reference signal voltage 31 - 1 of the output voltage DRVout is set to the voltage output value Vref having the fixed value at all the times irrespective of the temperature variation.
- the effect of the temperature variation can be suppressed by making the output voltage DRVout 31 - 1 carry out the feedback operation during the first CLPOB period 32 - 1 .
- a current voltage converting circuit for adjusting the gain of the feedback loop during the feedback clamp period 33 - 1 to a predetermined magnitude is provided to thereby suppress noises occurring at the power source or GND at the feedback time (noise countermeasure 34 - 1 A).
- an external capacitor (first capacitance element) having large capacitance is connected from the outside of IC is equipped with a route through which no external noise is contaminated from the external connection terminal connected to the external capacitor during the period 33 - 2 other than the feedback clamp period (noise countermeasure 34 - 1 B).
- FIG. 2 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a first embodiment of the present invention.
- the analog FE 1 is designed so that a voltage-current converting circuit (attenuating amplifier) 36 is added to the construction of the conventional analog FE shown in FIG. 15 , and a CDS circuit 3 , an AGC circuit 4 , an LPF circuit 5 , a DRV amplifier 6 , etc. are the same as shown in FIG. 15 . Further, capacitors 9 , 15 , etc. connected to the analog FE 1 from the outside are the same as shown in FIG. 15 . In this case, the external capacitor 9 corresponds to the first capacitance element described above.
- the clamp circuit 18 is equipped with a feedback loop 18 A, a switch 18 B, a reference voltage source 11 and an OP amplifier (operating means) 12 , and a voltage-current converting circuit 36 is equipped as gain control means between the switch 18 B of the feedback loop 18 A and the AGC circuit 4 .
- a voltage value ⁇ Vfb ( ⁇ Vfb ⁇ Vout) smaller than the voltage variation value ⁇ Vout is output as a gain control signal to the AGC circuit 4 .
- the OP amplifier 12 supplies the input signal difference (DRVout ⁇ Vref) as a large voltage output ⁇ Vout to the AGC circuit 4 , it is effective to make the output voltage DRVout of the analog FE 1 coincident with the reference voltage Vref.
- a circuit for controlling the feedback loop gain is indispensably equipped in the feedback loop 18 A.
- the voltage-current converting circuit 36 for converting the voltage to the corresponding current is inserted, and the feedback loop gain is controlled by this circuit.
- the output of the voltage-current converting circuit 36 is achieved as a current variation amount ⁇ ifb, and it is shown as the voltage variation amount ⁇ Vfb corresponding to the current variation amount in FIG. 2 .
- the voltage-current converting circuit 36 is used as the gain control means of the feedback loop gain.
- a current-voltage converting circuit, a current-current converting circuit or a voltage-voltage converting circuit may be also used as the gain control means. That is, any means may be used insofar as it can suppress the feedback loop gain.
- this embodiment is characterized in that any means which can control the feedback loop gain is inserted in the feedback loop in addition to the OP amplifier 12 for comparing the output signal with the reference signal.
- FIG. 3 is a diagram showing a specific example of the control operation of the gain control means in the construction of the first embodiment shown in FIG. 2 , and it shows the variation (ordinate axis) of the control voltage ⁇ Vfb of the voltage-current converting circuit 36 with respect to the variation (abscissa axis) of the output signal DRVout corresponding to the input of the OP amplifier 12 .
- the feedback loop gain is reduced to a predetermined magnitude or less by inserting the voltage-current converting circuit 36 as indicated by a broken line D of FIG. 3 , thereby improving the characteristic with respect to the noise variation.
- FIG. 4 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a second embodiment of the present invention.
- the analog FE of this embodiment has the same basic construction as shown in FIG. 2 .
- this embodiment is different from the embodiment of FIG. 2 in that a capacitor (second capacitance element) 41 for holding the voltage of the feedback loop 18 A is equipped on the feedback loop 18 A input to the OP amplifier 12 , and a switch 18 B is equipped at the upstream side of the capacitor 41 (at the output terminal ( 7 ) side). That is, in this embodiment, even when the switch 18 B is set to “OFF” state, the capacitor 15 connected to the external connection terminal 14 is prevented from being kept under the floating state, so that the effect of various kinds of noises contaminated from the capacitor 15 connected to the external connection terminal (hum noises, external diving noises, power source/GND noises) can be suppressed. This corresponds to the noise countermeasure B ( 34 - 2 ) of FIG. 1 .
- FIG. 5 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a third embodiment of the present invention.
- a capacitor 42 is equipped in the analog FE 1 in place of the capacitor 15 connected to the external connection terminal 14 shown in FIG. 2 .
- This circuit construction makes the external connection terminal unnecessary, and brings the following effects.
- a first effect resides in that it would be unavoidable that any noise is contaminated from the external connection terminal itself if the external connection terminal is led out, however, this embodiment can prevent contamination of such noises.
- a second effect resides in that if a capacitance element having a large capacitance value of about 0.1 ⁇ F to 10 ⁇ F is equipped to the external terminal, the volume of the capacitance element would be large and thus it would be difficult to miniaturize the overall construction of the system, however, this embodiment can miniaturize the system by providing the capacitance element in IC.
- FIG. 6 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a fourth embodiment of the present invention.
- switches 44 , 45 for switching the input of the OP amplifier 12 , an internal capacitor 46 and a switch 47 for switching the connection of the capacitor 46 are newly equipped in the analog FE 1 .
- the feedback loop 18 A is equipped with two paths 18 D, 18 E which are directly connected from both the input terminal sides of the OP amplifier 12 to the output terminal side.
- the internal capacitor 46 and the switch 47 are equipped to the path 18 E at the non-inverting input terminal (reference voltage source 11 ) side.
- the switch 44 equipped to the inversion input terminal of the OP amplifier 12 is switched on the basis of the clamp control signal CLPOB 2 to select one of the voltage current conversion circuit 36 side and the output signal DRVout side to which the inverting input terminal of the OP amplifier 12 should be connected through the path 18 D.
- the switch 45 equipped to the non-inverting input terminal of the OP amplifier 12 is switched on the basis of the clamp control signal CLPOB 2 to select one of the side of the internal capacitor 46 and the switch 47 and the reference voltage source 11 side to which the non-inverting input terminal of the OP amplifier 12 should be connected through the path 18 E.
- the switch 47 is switched on the basis of the clamp control signal CLPOB 3 to determine whether the internal capacitor 46 should be connected to the voltage-current converting circuit 36 side or not.
- this embodiment aims at the noise countermeasure 34 - 2 B of FIG. 1 . That is, the prior art has the disadvantage that the external capacitor 15 is kept under the floating state and thus contamination of noises is unavoidable. However, this embodiment takes the noise countermeasure so that the external capacitor 15 is prevented from being kept under the floating state.
- the switches 44 , 45 , 47 are kept under a state indicated by a “solid line” during the period for which the feedback operation is set to “ON”. That is, the OP amplifier 12 is operated, and the differential output voltage from the OP amplifier 12 is written into the internal capacitor 46 .
- the switches 44 , 45 , 47 are switched to a state indicated by a “broken line”. Accordingly, the voltage written in the internal capacitor 46 is also output to the external connection terminal 14 side, so that the external capacitor 15 is not set to the floating state and the effect of the external noises can be eliminated.
- the external capacitor 15 is illustrated, however, it may be merged with the internal capacitor 46 . That is, the external capacitor 15 may be omitted. Likewise, the external capacitor 9 may be formed in the chip, and thus it may be omitted.
- FIG. 7 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a fifth embodiment of the present invention.
- the analog FE 1 of this embodiment is equipped with a minute voltage varying circuit 52 so as to vary the voltage of the reference voltage Vref 11 .
- the minute voltage varying circuit 52 is variably adjustable to a predetermined value on the basis of an offset signal OFFSET from the external.
- a minute voltage ⁇ Vref is generated by the minute voltage varying circuit 52 so that the output signal DRVout during the feedback clamp period can be made coincident with the voltage of Vref+ ⁇ Vref.
- FIG. 8 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a sixth embodiment of the present invention.
- This embodiment is a modification of the second embodiment shown in FIG. 4 , in which the same internal capacitor 42 as the third embodiment shown in FIG. 5 is equipped in place of the external capacitor 15 connected to the external connection terminal 14 . It is assumed that the internal capacitor 42 is formed in a semiconductor substrate. With this circuit construction, the effect of the noises contaminated from the external connection terminal can be suppressed.
- FIG. 9 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a seventh embodiment of the present invention.
- the other electrode of the capacitor 15 connected to the external connection terminal 14 is short-circuited to the other electrode of the capacitor 9 for holding the reference voltage Vref of the OP amplifier 12 , and these electrodes are connected to the common GND (or common VDD) 53 .
- common GND common VDD
- FIG. 10 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to an eighth embodiment of the present invention.
- the present invention is applied to the analog FE 2 having the construction shown in FIG. 16 , and an internal capacitor 54 is equipped in the IC chip in place of the external capacitor. Accordingly, the external connection terminal 14 can be eliminated and the effect of noises contaminated from the external connection terminal can be suppressed.
- FIG. 11 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a ninth embodiment of the present invention.
- a gain converting circuit 57 serving as the gain control means is further equipped subsequently to the OP amplifier 12 and the switch 18 B of the feedback loop 18 A.
- This circuit construction enables the control of the large gain of the OP amplifier 12 , and the effect of noises contaminated from the power source and GND for the OP amplifier 12 can be suppressed by setting the feedback loop gain to a predetermined magnitude or less.
- FIG. 12 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a tenth embodiment of the present invention.
- a switch 59 for clamp and a capacitor 60 are equipped to the input terminal (inverting input terminal) at the feedback loop side of the OP amplifier 12 so that the external capacitor 15 is prevented from being kept under the floating state in the analog FE 2 having the construction shown in FIG. 16 . That is, in FIG. 12 , the switch 59 carries out the opening/closing operation thereof on the basis of the clamp control signal CLPOB to perform the switching operation of the connection/disconnection between the inverting input terminal of the OP amplifier 12 and the feedback loop.
- the output signal of the low pass filter 5 is written into the internal capacitor 60 in the feedback clamp operation. Accordingly, even when the switch 59 is set to “OFF”, the external capacitor 15 is prevented from being kept under the floating state because the previous signal has been written in the internal capacitor 60 . Therefore, the effect of noises contaminated from the external terminal can be suppressed.
- FIG. 13 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to an eleventh embodiment according to the present invention.
- the principle shown in FIG. 6 is applied to the analog FE 2 having the construction shown in FIG. 10 , and it is equipped with an internal capacitor 62 in which the output voltage of the OP amplifier 12 is written in the feedback clamp operation, and switches 63 , 64 and 65 for performing this writing operation.
- the switch 63 connects the non-inverting input terminal of the OP amplifier 12 to the internal capacitor 62 or the reference voltage Vref on the basis of the clamp control signal CLPOB 2 .
- the switch 64 connects the inverting input terminal of the OP amplifier 12 to the output terminal of the OP amplifier 12 or the output terminal of the LFP circuit 5 on the basis of the clamp control signal CLPOB 2 .
- the switch 65 switches the connection/disconnection between the internal capacitor 62 and the output terminal of the OP amplifier 12 on the basis of the clamp control signal CLPOB 3 .
- the switches 63 , 64 , 65 are switched from the state of “solid line” to the state of “dotted line” out of the CLPOB period of FIG. 1 (i.e., during the period 32 - 2 other than the CLPOB period of FIG. 1 ), whereby the voltage written in the internal capacitor 62 can be output at all times.
- FIG. 14 is a block diagram showing the overall construction of a solid-state image pickup device (CMOS type image sensor) in which the analog FE (AFE 1 , AFE 2 ) of each embodiment of the present invention is mounted.
- CMOS type image sensor solid-state image pickup device
- An analog FE 74 in FIG. 14 is a block constructed by any one of the analog FE 1 or the analog FE 2 .
- a image sensor area 69 each block of a vertical register 70 , a horizontal register 71 , an output amplifier 73 , a timing generator TG 72 and the analog FE 74 is mounted on a semiconductor substrate 68 , and the analog FE 74 is formed on the same chip as the image sensor.
- the black reference signal is provided to at least one of the vertical blanking period and the horizontal blanking period. Since the device temperature is varied at every moment under the actual available condition, the reference voltage of the output signal DRVout of the image sensor 69 can be kept to a fixed value through the clamp operation of the black reference voltage by the feedback loop clamp circuit described above.
- the solid-state image pickup device of the present invention can be broadly applied to a CMOS type image sensor as shown in FIG. 14 .
- the analog FE of each embodiment may be equipped as a separately-designed chip.
- the present invention can be broadly applied to a CCD image sensor, a CMOS image sensor, etc.
- the clamp circuit for making the output value of the gain control amplifier corresponding to the period of the black reference signal coincident with the predetermined reference value is equipped with the gain control means for controlling the gain of the clamp signal supplied to the gain control amplifier. Therefore, even when various kinds of noises are contaminated from the power source for the clamp circuit, external circuits, etc., these noises can be suppressed by the gain control means and the effect of the noises on the gain control amplifier can be reduced, so that the effect of noises on image pickup signals can be suppressed.
- the node connected to the first capacitance element for suppressing the voltage variation out of the feedback clamp period is prevented from being kept under the floating state out of the clamp period, so that the state of the clamp circuit can be stabilized in the period other than the clamp period, and the effect of hum noises, etc. can be suppressed.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Picture Signal Circuits (AREA)
- Facsimile Image Signal Circuits (AREA)
Abstract
In an analog front end (FE) IC chip having a CDS (Correlated Double Sampling) function and an AGC (Automatic Gain Control) function, a clamp circuit for clamping an output signal during a black reference signal period is equipped with a mechanism for suppressing the effect of noises contaminated from a power source, external circuits, etc.
Description
- 1. Field of the Invention
- The present invention relates to a solid-state image pickup device for feeding back video signals picked up by an image sensor and applying the feedback video signals thus achieved as a control signal, and a clamp control method for the solid-state image pickup device.
- 2. Description of the Related Art
-
FIG. 15 is a block diagram showing an example of an analog front end processor (hereinafter referred to as “analog FE”) equipped to a conventional solid-state image pickup device. - An analog FE1 has a CDS (Correlated Double Sampling)
circuit 3 for performing correlated double sampling processing on an input signal Vin input from aninput terminal 2 by using plural sample hold (SH) circuits, an AGC (Automatic Gain Control)circuit 4 for controlling the gain of theCDS circuit 3, a low pass filter (LPF)circuit 5 for low-passing the output of theAGC circuit 4, a drive (DRV)amplifier 6 for amplifying the output of theLPF circuit 5 and outputting the amplified output from anoutput terminal 7, aclamp circuit 18 for clamping the output signal DRVout of theDRV amplifier 6 to a predetermined reference value. The output signal DRVout is clamped during a black reference signal period of an image pickup device by theclamp circuit 18. - The
clamp circuit 18 has afeedback loop 18A for feeding back the output signal DRVout of theDRV amplifier 6, aswitch 18B for opening/closing thefeedback loop 18A on the basis of a clamp control signal CLPOB input from the external, and anOP amplifier 12 for comparing the voltage value of the output signal DRVout with a reference voltage value Vref based on a predeterminedreference voltage source 11 and outputting the differential signal thereof. TheAGC circuit 4 is controlled on the basis of the differential signal ΔVout from theOP amplifier 12 to clamp the output signal so that the voltage value of the output signal DRVout and the reference voltage value Vref are equal to each other. - A
node 18C connected to an external feedback-loop capacitor 15 through anexternal connection terminal 14 of the analog FE1 is equipped between theswitch 18B of thefeedback loop 18A and theAGC circuit 4. Further, theOP amplifier 12 and thereference voltage source 11 are connected to a referencepower source capacitance 9 through anexternal connection terminal 8 of the analog FE1. Further, the clamp control signal CLPOB is input from theexternal connection terminal 19. - IC constituting such an analog FE1 is usually used as a signal processing IC for the output signal of a solid-state image pickup device such as a CCD image sensor, or a CMOS image sensor.
- The conventional CCD image sensor or the CMOS image sensor generally has a black reference signal at least one of a vertical blanking period and a horizontal blanking period, and sets the clamp control signal CLPOB input from the external to “ON” during a black reference signal output period at a frame period or a horizontal period and actuates the
switch 18B of thefeedback loop 18A so that the voltage value of the output signal DRVout and the reference voltage value Vref are equal to the same voltage. Accordingly, even when the black reference signal voltage of the input signal is varied, the output signal DRVout can be output on the basis of the constant reference voltage value Vref fixed at all times. -
FIG. 16 is a block diagram showing an analog FE2 equipped to another conventional solid-state image pickup device. InFIG. 16 , the common elements withFIG. 15 are represented by the same reference numerals. - The analog FE2 of
FIG. 16 is designed so that thereference voltage source 11 of theclamp circuit 18 shown inFIG. 15 described above is equipped at the outside of IC (not shown), and the reference voltage value Vref is input from anexternal connection terminal 17. - The
feedback loop 18A, theswitch 18B, theOP amplifier 12, etc. of theclamp circuit 18 are equipped in IC. In place of the output of theDRV amplifier 6, the output of theLPF circuit 5 is used as a signal to be fed back as shown inFIG. 16 . - This type of analog FE is used for a one-chip circuit containing not only the CDS function and the AGC function, but also an A/D (Analog-Digital Converter) function and a TG (Timing Generator) function of driving an image sensor. Further, a solid-state image pickup device such as CDD, or a CMOS image sensor which contains these functions therein is broadly used.
- However, the conventional circuit construction described above has had a disadvantage that it is difficult to prevent the effect of noises contaminated from the power source voltage or GND.
-
FIG. 17 is a diagram showing an example of a noise voltage contaminated to the power source as described above, and the ordinate represents the noise voltage while the abscissa represents the frequency. - The output signal DRVout from the IC chip described above is delivered to a signal processing board (or signal processing IC) at the next stage, however, the problem of noise contamination from the signal processing board (or signal processing IC) exists.
- As shown in
FIG. 17 , as noises contaminated into an image exist the 30 Hz noise corresponding to a frame frequency contaminated from the signal processing board (or signal processing IC) at the next stage, higher harmonic wave frequency noises of the 30 Hz noise, a 50 Hz noise contaminated from the power source and the higher harmonic wave frequency noises of the 50 Hz noise. Accordingly, it is required to suppress the noises contaminated from the power source and the noises contaminated from the signal processing board (or signal processing IC) at the next stage as described above. - Further, in order to prevent fluctuation of the external terminal voltage out of the feedback period, it has been needed to lead out at least one
node 18C of thefeedback loop 18A as anexternal terminal connection 14 and connect an element having a large capacitance value to thecapacitor 15 described above (seeFIG. 15 ). - This capacitance value is equal to a large value (about 0.1 μF to 10 μF), and thus a large part volume is needed. Therefore, it is difficult to miniaturize a camera system using such an IC chip as described above.
- In view of the foregoing situation, the present invention has an object to provide a solid-state image pickup device which can suppress the effect of noises contaminated from a power source, an external circuit, etc. into a clamp circuit for clamping an output signal during a black reference signal period in an analog front end IC chip having a CDS function, an AGC function, etc., and simplify the construction of the IC chip, and a clamp control method for the solid-state image pickup device.
- In order to attain the above object, according to the present invention, there is provided a solid-state image pickup device including an image sensor having a black reference signal during at least one of a vertical blanking period and a horizontal blanking period, a correlated double sampling circuit for removing noises from the output signal from the image sensor, a gain control amplifier for amplifying the output signal of the correlated double sampling circuit, and a clamp circuit for making the output value of the gain control amplifier corresponding to the period of the blank reference signal coincident with a predetermined reference value, wherein the clamp circuit has a feedback loop for performing feedback control on the gain control amplifier on the basis of the output signal, operating means for comparing the output signal output to the feedback loop with the reference value and outputting a clamp signal, a switch for opening/closing the feedback loop in accordance with the period of the black reference signal, and gain control means for controlling the gain of the clamp signal supplied to the gain control amplifier.
- Further, according to the present invention, there is provided a solid-state image pickup device including an image sensor having a black reference signal during at least one of a vertical blanking period and a horizontal blanking period, a correlated double sampling circuit for removing noises from the output signal from the image sensor, again control amplifier for amplifying the output signal of the correlated double sampling circuit, and a clamp circuit for making the output value of the gain control amplifier corresponding to the period of the blank reference signal coincident with a predetermined reference value, wherein the clamp circuit has a feedback loop for performing feedback control on the gain control amplifier on the basis of the output signal, operating means for comparing the output signal output to the feedback loop with the reference value and outputting a clamp signal, a switch for opening/closing the feedback loop in accordance with the period of the black reference signal, and has at least one node connected to a first capacitance element to suppress voltage variation out of a feedback clamp period so that the node concerned is prevented from being kept under a floating state out of the clamp period.
- Still further, according to the present invention, there is provided a clamp control method for a solid-state image pickup device including an image sensor having a black reference signal during at least one of a vertical blanking period and a horizontal blanking period, a correlated double sampling circuit for removing noises from the output signal from the image sensor, a gain control amplifier for amplifying the output signal of the correlated double sampling circuit, and a clamp circuit for making the output value of the gain control amplifier corresponding to the period of the blank reference signal coincident with a predetermined reference value, the clamp circuit having a feedback loop for performing feedback control on the gain control amplifier on the basis of the output signal, operating means for comparing the output signal output to the feedback loop with the reference value and outputting a clamp signal, a switch for opening/closing the feedback loop in accordance with the period of the black reference signal, and gain control means for controlling the gain of the clamp signal supplied to the gain control amplifier, wherein the gain of the clamp signal supplied to the gain control amplifier is controlled by another gain control means different from the operating means.
- According to the solid-state image pickup device and the clamp control method of the present invention, the clamp circuit for making the output value of the gain control amplifier corresponding to the period of the black reference signal with the predetermined reference value is equipped with the gain control means for controlling the gain of the clamp signal supplied to the gain control amplifier. Therefore, even when various kinds of noises are contaminated from a power source, an external circuit or the like into the clamp circuit, the noises can be suppressed by the gain control means and the effect of the noises on the gain control amplifier can be reduced, thereby suppressing the effect of noises on image pickup signals.
- Further, according to the solid-state image pickup device of the present invention, the node connected to the first capacitance element for suppressing the voltage variation out of the feedback clamp period is prevented from being kept under the floating state out of the clamp period, whereby the state of the clamp circuit can be stabilized during the period other than the clamp period, and the effect of hum noises, etc. can be suppressed.
-
FIG. 1 is a timing chart showing the states of respective signals to explain the operation principle of the present invention; -
FIG. 2 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a first embodiment of the present invention; -
FIG. 3 is a diagram showing a specific example of the control operation of gain control means in the construction of the first embodiment shown inFIG. 2 ; -
FIG. 4 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a second embodiment of the present invention; -
FIG. 5 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a third embodiment of the present invention; -
FIG. 6 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a fourth embodiment of the present invention; -
FIG. 7 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a fifth embodiment of the present invention; -
FIG. 8 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a sixth embodiment of the present invention; -
FIG. 9 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a seventh embodiment of the present invention; -
FIG. 10 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to an eighth embodiment of the present invention; -
FIG. 11 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a ninth embodiment of the present invention; -
FIG. 12 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a tenth embodiment of the present invention; -
FIG. 13 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to an eleventh embodiment of the present invention; -
FIG. 14 is a block diagram showing the overall construction of a solid-state image pickup device (CMOS-type image sensor) having the analog FE of each of the embodiments of the present invention; -
FIG. 15 is a block diagram showing a first construction of an analog FE equipped to a conventional solid-state image pickup device; -
FIG. 16 is a block diagram showing a second construction of the analog FE equipped to the conventional solid-state image pickup device; and -
FIG. 17 is a diagram showing a specific example of a noise voltage contaminated in a power source in the conventional solid-state image pickup device. - Preferred embodiments according to the present invention will be described hereunder with reference to the accompanying drawings.
-
FIG. 1 is a timing chart showing the states of respective signals to explain the operation principle of the present invention. - In a solid-state image pickup device according to this embodiment, the timing chart of
FIG. 1 shows a horizontal timing period (H timing) 30, an output signal (DRVout) 31 of the analog FE, a clamp control signal (CLPOB) 32 for making the analog FE execute the clamp operation,AGCCLP signal 33 corresponding to a voltage state at the clamp time of an AGC circuit of the analog FE and the timings 34-1 and 34-2 of two noise countermeasures A and B. - The
DRVout signal 31 includes signals which are output during a black reference period (front OPB portion) 31-1 located before 1H period, during a black reference period (rear OPB portion) 31-2 located subsequently to 1H period and during an effective period 31-3 between the above black reference periods. - In this case, the clamp operation is carried out on a part of the area of the signal 31-1 of the front black reference period by the first CLPOB signal 32-1. That is, the feedback loop circuit of the analog FE is operated during only the CLPOB period 32-1 to make the output of the
DRVout 31, that is, the voltage of the black reference period based on a part of the front OPB portion 31-1 coincident with a reference signal voltage Vref described later. - Even when the voltage level of the front OPB period 31-1 of the
DRVout voltage 31 is varied due to temperature variation in the same IC, it can be forcedly set to the fixed Vref voltage through the feedback operation as described above. - That is, the reference signal voltage 31-1 of the output voltage DRVout is set to the voltage output value Vref having the fixed value at all the times irrespective of the temperature variation. As described above, the effect of the temperature variation can be suppressed by making the output voltage DRVout 31-1 carry out the feedback operation during the first CLPOB period 32-1.
- In this embodiment, as a noise countermeasure, a current voltage converting circuit for adjusting the gain of the feedback loop during the feedback clamp period 33-1 to a predetermined magnitude is provided to thereby suppress noises occurring at the power source or GND at the feedback time (noise countermeasure 34-1A).
- Further, the construction that an external capacitor (first capacitance element) having large capacitance is connected from the outside of IC is equipped with a route through which no external noise is contaminated from the external connection terminal connected to the external capacitor during the period 33-2 other than the feedback clamp period (noise countermeasure 34-1B).
- Specific embodiments to implement the features of the present invention as described above will be successively described. In the following embodiments, the common constituent parts to the prior art are represented by the same reference numerals.
-
FIG. 2 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a first embodiment of the present invention. - The analog FE1 is designed so that a voltage-current converting circuit (attenuating amplifier) 36 is added to the construction of the conventional analog FE shown in
FIG. 15 , and aCDS circuit 3, anAGC circuit 4, anLPF circuit 5, aDRV amplifier 6, etc. are the same as shown inFIG. 15 . Further,capacitors FIG. 15 . In this case, theexternal capacitor 9 corresponds to the first capacitance element described above. - As in the case of
FIG. 15 , theclamp circuit 18 is equipped with afeedback loop 18A, aswitch 18B, areference voltage source 11 and an OP amplifier (operating means) 12, and a voltage-current converting circuit 36 is equipped as gain control means between theswitch 18B of thefeedback loop 18A and theAGC circuit 4. - In the
clamp circuit 18, by conducting the voltage-current conversion on the voltage variation value ΔVout of the differential signal output by theOP amplifier 12, a voltage value ΔVfb (ΔVfb<ΔVout) smaller than the voltage variation value ΔVout is output as a gain control signal to theAGC circuit 4. - Here, since the
OP amplifier 12 supplies the input signal difference (DRVout−Vref) as a large voltage output ΔVout to theAGC circuit 4, it is effective to make the output voltage DRVout of the analog FE1 coincident with the reference voltage Vref. - However, for example, noises contaminated from the power source of the
OP amplifier 12 or GND are also amplified with a large amplification factor of theOP amplifier 12, so that the noises are also amplified. Therefore, in order to suppress the effect of the noises, a circuit for controlling the feedback loop gain is indispensably equipped in thefeedback loop 18A. - Accordingly, according to this embodiment, the voltage-
current converting circuit 36 for converting the voltage to the corresponding current is inserted, and the feedback loop gain is controlled by this circuit. - Here, the output of the voltage-
current converting circuit 36 is achieved as a current variation amount Δifb, and it is shown as the voltage variation amount ΔVfb corresponding to the current variation amount inFIG. 2 . - In this embodiment, the voltage-
current converting circuit 36 is used as the gain control means of the feedback loop gain. However, a current-voltage converting circuit, a current-current converting circuit or a voltage-voltage converting circuit may be also used as the gain control means. That is, any means may be used insofar as it can suppress the feedback loop gain. In short, this embodiment is characterized in that any means which can control the feedback loop gain is inserted in the feedback loop in addition to theOP amplifier 12 for comparing the output signal with the reference signal. -
FIG. 3 is a diagram showing a specific example of the control operation of the gain control means in the construction of the first embodiment shown inFIG. 2 , and it shows the variation (ordinate axis) of the control voltage ΔVfb of the voltage-current converting circuit 36 with respect to the variation (abscissa axis) of the output signal DRVout corresponding to the input of theOP amplifier 12. - As indicate by a solid line C of
FIG. 3 , when the gain of the feedback loop is large, the voltage variation ΔVout which is fed back with respect to small variation of the output voltage DRVout is increased, and the analog FE1 is weak to the noise variation of the power source and GND for theOP amplifier 12, etc. - Therefore, the feedback loop gain is reduced to a predetermined magnitude or less by inserting the voltage-
current converting circuit 36 as indicated by a broken line D ofFIG. 3 , thereby improving the characteristic with respect to the noise variation. - That is, by keeping the following inequality: ΔVfb<ΔVout, the effect of noises contaminated from the power source and GND for the
OP amplifier 12 and the voltage-current converting circuit 36 can be suppressed. This corresponds to the noise countermeasure A during the feedback loop operating period (the CLPOB period 32-1 ofFIG. 1 ). -
FIG. 4 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a second embodiment of the present invention. - The analog FE of this embodiment has the same basic construction as shown in
FIG. 2 . However, this embodiment is different from the embodiment ofFIG. 2 in that a capacitor (second capacitance element) 41 for holding the voltage of thefeedback loop 18A is equipped on thefeedback loop 18A input to theOP amplifier 12, and aswitch 18B is equipped at the upstream side of the capacitor 41 (at the output terminal (7) side). That is, in this embodiment, even when theswitch 18B is set to “OFF” state, thecapacitor 15 connected to theexternal connection terminal 14 is prevented from being kept under the floating state, so that the effect of various kinds of noises contaminated from thecapacitor 15 connected to the external connection terminal (hum noises, external diving noises, power source/GND noises) can be suppressed. This corresponds to the noise countermeasure B (34-2) ofFIG. 1 . - The other parts are the same as the embodiment shown in
FIG. 2 , and the description thereof is omitted. -
FIG. 5 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a third embodiment of the present invention. - In this embodiment, a
capacitor 42 is equipped in the analog FE1 in place of thecapacitor 15 connected to theexternal connection terminal 14 shown inFIG. 2 . This circuit construction makes the external connection terminal unnecessary, and brings the following effects. - A first effect resides in that it would be unavoidable that any noise is contaminated from the external connection terminal itself if the external connection terminal is led out, however, this embodiment can prevent contamination of such noises.
- A second effect resides in that if a capacitance element having a large capacitance value of about 0.1 μF to 10 μF is equipped to the external terminal, the volume of the capacitance element would be large and thus it would be difficult to miniaturize the overall construction of the system, however, this embodiment can miniaturize the system by providing the capacitance element in IC.
- The other parts are the same as the embodiment of
FIG. 2 , and the description thereof is omitted. -
FIG. 6 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a fourth embodiment of the present invention. - In this embodiment, switches 44, 45 for switching the input of the
OP amplifier 12, aninternal capacitor 46 and aswitch 47 for switching the connection of thecapacitor 46 are newly equipped in the analog FE1. - That is, in this embodiment, the
feedback loop 18A is equipped with twopaths 18D, 18E which are directly connected from both the input terminal sides of theOP amplifier 12 to the output terminal side. Theinternal capacitor 46 and theswitch 47 are equipped to thepath 18E at the non-inverting input terminal (reference voltage source 11) side. - The
switch 44 equipped to the inversion input terminal of theOP amplifier 12 is switched on the basis of the clampcontrol signal CLPOB 2 to select one of the voltagecurrent conversion circuit 36 side and the output signal DRVout side to which the inverting input terminal of theOP amplifier 12 should be connected through the path 18D. - Further, the
switch 45 equipped to the non-inverting input terminal of theOP amplifier 12 is switched on the basis of the clampcontrol signal CLPOB 2 to select one of the side of theinternal capacitor 46 and theswitch 47 and thereference voltage source 11 side to which the non-inverting input terminal of theOP amplifier 12 should be connected through thepath 18E. - Still further, the
switch 47 is switched on the basis of the clampcontrol signal CLPOB 3 to determine whether theinternal capacitor 46 should be connected to the voltage-current converting circuit 36 side or not. - The construction of this embodiment aims at the noise countermeasure 34-2B of
FIG. 1 . That is, the prior art has the disadvantage that theexternal capacitor 15 is kept under the floating state and thus contamination of noises is unavoidable. However, this embodiment takes the noise countermeasure so that theexternal capacitor 15 is prevented from being kept under the floating state. - That is, in the construction of
FIG. 6 , theswitches OP amplifier 12 is operated, and the differential output voltage from theOP amplifier 12 is written into theinternal capacitor 46. - Further, when the clamp period is finished, the
switches internal capacitor 46 is also output to theexternal connection terminal 14 side, so that theexternal capacitor 15 is not set to the floating state and the effect of the external noises can be eliminated. - As described above, there can be achieved the construction in that the
external capacitor 15 is prevented from being set to the floating state even when theswitch 44 for clamp is set to “OFF”. - In the embodiment of
FIG. 6 , theexternal capacitor 15 is illustrated, however, it may be merged with theinternal capacitor 46. That is, theexternal capacitor 15 may be omitted. Likewise, theexternal capacitor 9 may be formed in the chip, and thus it may be omitted. -
FIG. 7 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a fifth embodiment of the present invention. - The analog FE1 of this embodiment is equipped with a minute
voltage varying circuit 52 so as to vary the voltage of thereference voltage Vref 11. The minutevoltage varying circuit 52 is variably adjustable to a predetermined value on the basis of an offset signal OFFSET from the external. A minute voltage ΔVref is generated by the minutevoltage varying circuit 52 so that the output signal DRVout during the feedback clamp period can be made coincident with the voltage of Vref+ΔVref. -
FIG. 8 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a sixth embodiment of the present invention. - This embodiment is a modification of the second embodiment shown in
FIG. 4 , in which the sameinternal capacitor 42 as the third embodiment shown inFIG. 5 is equipped in place of theexternal capacitor 15 connected to theexternal connection terminal 14. It is assumed that theinternal capacitor 42 is formed in a semiconductor substrate. With this circuit construction, the effect of the noises contaminated from the external connection terminal can be suppressed. -
FIG. 9 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a seventh embodiment of the present invention. - In this embodiment, the other electrode of the
capacitor 15 connected to theexternal connection terminal 14 is short-circuited to the other electrode of thecapacitor 9 for holding the reference voltage Vref of theOP amplifier 12, and these electrodes are connected to the common GND (or common VDD) 53. This means that by establishing the common GND (common VDD) on the external substrate, the effect of noises contaminated from the external terminal is generated in the two capacitors at the same time to increase the in-phase input noise removal ratio and suppress the effect of the noises. -
FIG. 10 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to an eighth embodiment of the present invention. - In this embodiment, the present invention is applied to the analog FE2 having the construction shown in
FIG. 16 , and aninternal capacitor 54 is equipped in the IC chip in place of the external capacitor. Accordingly, theexternal connection terminal 14 can be eliminated and the effect of noises contaminated from the external connection terminal can be suppressed. -
FIG. 11 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a ninth embodiment of the present invention. - According to this embodiment, in the construction shown in
FIG. 10 , again converting circuit 57 serving as the gain control means is further equipped subsequently to theOP amplifier 12 and theswitch 18B of thefeedback loop 18A. This circuit construction enables the control of the large gain of theOP amplifier 12, and the effect of noises contaminated from the power source and GND for theOP amplifier 12 can be suppressed by setting the feedback loop gain to a predetermined magnitude or less. -
FIG. 12 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to a tenth embodiment of the present invention. - According to this embodiment, a
switch 59 for clamp and acapacitor 60 are equipped to the input terminal (inverting input terminal) at the feedback loop side of theOP amplifier 12 so that theexternal capacitor 15 is prevented from being kept under the floating state in the analog FE2 having the construction shown inFIG. 16 . That is, inFIG. 12 , theswitch 59 carries out the opening/closing operation thereof on the basis of the clamp control signal CLPOB to perform the switching operation of the connection/disconnection between the inverting input terminal of theOP amplifier 12 and the feedback loop. - In this construction, the output signal of the
low pass filter 5 is written into theinternal capacitor 60 in the feedback clamp operation. Accordingly, even when theswitch 59 is set to “OFF”, theexternal capacitor 15 is prevented from being kept under the floating state because the previous signal has been written in theinternal capacitor 60. Therefore, the effect of noises contaminated from the external terminal can be suppressed. -
FIG. 13 is a block diagram showing the construction of an analog FE of a solid-state image pickup device according to an eleventh embodiment according to the present invention. - In this embodiment, the principle shown in
FIG. 6 is applied to the analog FE2 having the construction shown inFIG. 10 , and it is equipped with aninternal capacitor 62 in which the output voltage of theOP amplifier 12 is written in the feedback clamp operation, and switches 63, 64 and 65 for performing this writing operation. - The
switch 63 connects the non-inverting input terminal of theOP amplifier 12 to theinternal capacitor 62 or the reference voltage Vref on the basis of the clamp control signal CLPOB2. Theswitch 64 connects the inverting input terminal of theOP amplifier 12 to the output terminal of theOP amplifier 12 or the output terminal of theLFP circuit 5 on the basis of the clamp control signal CLPOB2. - Further, the
switch 65 switches the connection/disconnection between theinternal capacitor 62 and the output terminal of theOP amplifier 12 on the basis of the clamp control signal CLPOB3. In this construction, theswitches FIG. 1 (i.e., during the period 32-2 other than the CLPOB period ofFIG. 1 ), whereby the voltage written in theinternal capacitor 62 can be output at all times. -
FIG. 14 is a block diagram showing the overall construction of a solid-state image pickup device (CMOS type image sensor) in which the analog FE (AFE1, AFE2) of each embodiment of the present invention is mounted. - An
analog FE 74 inFIG. 14 is a block constructed by any one of the analog FE1 or the analog FE2. - In this solid-state image pickup device, a
image sensor area 69, each block of avertical register 70, ahorizontal register 71, anoutput amplifier 73, atiming generator TG 72 and theanalog FE 74 is mounted on asemiconductor substrate 68, and theanalog FE 74 is formed on the same chip as the image sensor. - In such a solid-state image pickup device, the black reference signal is provided to at least one of the vertical blanking period and the horizontal blanking period. Since the device temperature is varied at every moment under the actual available condition, the reference voltage of the output signal DRVout of the
image sensor 69 can be kept to a fixed value through the clamp operation of the black reference voltage by the feedback loop clamp circuit described above. - Accordingly, the solid-state image pickup device of the present invention can be broadly applied to a CMOS type image sensor as shown in
FIG. 14 . Further, in a CCD image sensor or the like, the analog FE of each embodiment may be equipped as a separately-designed chip. - That is, the present invention can be broadly applied to a CCD image sensor, a CMOS image sensor, etc.
- According to the solid-state image pickup device and the clamp control method of the above-described embodiments of the present invention, the following effects can be achieved.
- 1. In order to reduce the gain of the feedback loop, the effect of noises contaminated from the inside and outside of the chip can be suppressed.
- 2. The floating state of the external terminal into which various kinds of noises are liable to be contaminated is prevented, so that the effect of hum noises, etc. can be suppressed.
- 3. Since an external capacitance element can be formed in the chip, the system using the IC can be miniaturized.
- As described above, according to the solid-state image pickup device and the clamp control method of the present invention, the clamp circuit for making the output value of the gain control amplifier corresponding to the period of the black reference signal coincident with the predetermined reference value is equipped with the gain control means for controlling the gain of the clamp signal supplied to the gain control amplifier. Therefore, even when various kinds of noises are contaminated from the power source for the clamp circuit, external circuits, etc., these noises can be suppressed by the gain control means and the effect of the noises on the gain control amplifier can be reduced, so that the effect of noises on image pickup signals can be suppressed.
- Further, according to the solid-state image pickup device of the present invention, the node connected to the first capacitance element for suppressing the voltage variation out of the feedback clamp period is prevented from being kept under the floating state out of the clamp period, so that the state of the clamp circuit can be stabilized in the period other than the clamp period, and the effect of hum noises, etc. can be suppressed.
Claims (5)
1. A solid-state image pickup device comprising:
a pixel unit outputting a black reference signal during at least one of a vertical blanking period and a horizontal blanking period;
a correlated double sampling circuit for removing noises from an output signal of the pixel unit and outputting a correlated output signal;
a gain control amplifier for amplifying the output signal of the correlated double sampling circuit; and
a clamp circuit comprises:
a feedback loop for performing feedback control on said gain control amplifier on the basis of the output signal;
operating unit for comparing the gain adjusted output signal with a reference value and outputting a clamp signal;
a switch for opening/closing said feedback loop in accordance with the period of the black reference signal; and
gain control unit for controlling the gain of the clamp signal supplied to said gain control amplifier.
2. The solid-state image pickup device as claimed in claim 1 , wherein said correlated double sampling circuit, said gain control amplifier and at least said feedback loop, said switch and said gain control means of said clamp circuit are equipped in the same IC.
3. The solid-state image pickup device as claimed in claim 1 , wherein said gain control means comprises any one of a current-voltage converting circuit, a voltage-current converting circuit, a current-current converting circuit and a voltage-voltage converting circuit.
4. The solid-state image pickup device as claimed in claim 1 , wherein said gain control means supplies said gain control amplifier with a voltage value ΔVfb (ΔVfb<ΔVout) smaller than the voltage variation value ΔVout of the clamp signal based on said feedback loop.
5.-11. (canceled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/264,030 US20090066823A1 (en) | 2001-11-26 | 2008-11-03 | Solid-state image pickup device and clamp control method therefor |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001358892A JP3831940B2 (en) | 2001-11-26 | 2001-11-26 | Solid-state imaging device and clamp control method thereof |
JP2001-358892 | 2001-11-26 | ||
US10/292,085 US7463282B2 (en) | 2001-11-26 | 2002-11-12 | Solid-state image pickup device and clamp control method therefor |
US12/264,030 US20090066823A1 (en) | 2001-11-26 | 2008-11-03 | Solid-state image pickup device and clamp control method therefor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/292,085 Continuation US7463282B2 (en) | 2001-11-26 | 2002-11-12 | Solid-state image pickup device and clamp control method therefor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090066823A1 true US20090066823A1 (en) | 2009-03-12 |
Family
ID=19169996
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/292,085 Expired - Fee Related US7463282B2 (en) | 2001-11-26 | 2002-11-12 | Solid-state image pickup device and clamp control method therefor |
US12/264,030 Abandoned US20090066823A1 (en) | 2001-11-26 | 2008-11-03 | Solid-state image pickup device and clamp control method therefor |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/292,085 Expired - Fee Related US7463282B2 (en) | 2001-11-26 | 2002-11-12 | Solid-state image pickup device and clamp control method therefor |
Country Status (3)
Country | Link |
---|---|
US (2) | US7463282B2 (en) |
JP (1) | JP3831940B2 (en) |
CN (2) | CN1255993C (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104092964A (en) * | 2014-07-30 | 2014-10-08 | 昆山锐芯微电子有限公司 | Related double-sampling circuit, control method of related double-sampling circuit, image sensor system and control method of image sensor system |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6988667B2 (en) | 2001-05-31 | 2006-01-24 | Alien Technology Corporation | Methods and apparatuses to identify devices |
US7193504B2 (en) | 2001-10-09 | 2007-03-20 | Alien Technology Corporation | Methods and apparatuses for identification |
US7417675B2 (en) * | 2003-05-12 | 2008-08-26 | Altasens, Inc. | On-chip black clamp system and method |
JP2005045558A (en) * | 2003-07-22 | 2005-02-17 | Sony Corp | Image pickup apparatus |
US8102244B2 (en) | 2003-08-09 | 2012-01-24 | Alien Technology Corporation | Methods and apparatuses to identify devices |
JP4345403B2 (en) | 2003-08-21 | 2009-10-14 | セイコーエプソン株式会社 | Image reading device |
US7716160B2 (en) | 2003-11-07 | 2010-05-11 | Alien Technology Corporation | Methods and apparatuses to identify devices |
CN1910910B (en) * | 2004-01-13 | 2010-09-08 | 松下电器产业株式会社 | Solid state image pickup device and camera using the same |
US7750955B2 (en) * | 2004-08-31 | 2010-07-06 | Canon Kabushiki Kaisha | Image signal processing apparatus, image signal processing method and camera using the image signal processing apparatus |
EP1813094A1 (en) * | 2004-11-01 | 2007-08-01 | Altasens, Inc. | On-chip black clamp system and method |
JP4760100B2 (en) * | 2005-04-06 | 2011-08-31 | トヨタ自動車株式会社 | Image processing apparatus and vehicle driving support apparatus using the same |
KR100719370B1 (en) | 2005-08-03 | 2007-05-17 | 삼성전자주식회사 | Analog-to-digital converter and cmos image sensor with the same and method of operating cmos image sensor |
US7715165B2 (en) * | 2006-07-11 | 2010-05-11 | Silicon Laboratories, Inc. | System and method of surge protection in a powered device |
JP5123601B2 (en) * | 2006-08-31 | 2013-01-23 | キヤノン株式会社 | Photoelectric conversion device |
WO2008069228A1 (en) * | 2006-12-08 | 2008-06-12 | Panasonic Corporation | Video signal output circuit and semiconductor integrated circuit having same |
US7495479B1 (en) * | 2007-09-13 | 2009-02-24 | Faraday Technology Corp. | Sample and hold circuit and related data signal detecting method utilizing sample and hold circuit |
JP2009159205A (en) * | 2007-12-26 | 2009-07-16 | Panasonic Corp | Imaging device and semiconductor integrated circuit |
JP5188221B2 (en) * | 2008-03-14 | 2013-04-24 | キヤノン株式会社 | Solid-state imaging device |
US8035073B2 (en) * | 2008-11-25 | 2011-10-11 | Analog Devices, Inc. | Switched capacitor input stage for imaging front-ends |
JP5114448B2 (en) * | 2009-03-27 | 2013-01-09 | 富士フイルム株式会社 | Solid-state imaging device, driving method of solid-state imaging device, and imaging apparatus |
JP5063714B2 (en) * | 2010-01-29 | 2012-10-31 | シャープ株式会社 | Image reading apparatus and image forming apparatus |
US9083889B2 (en) * | 2010-02-28 | 2015-07-14 | Himax Imaging, Inc. | Signal processing circuit capable of selectively adjusting gain factor of sample-and-hold circuit and signal processing method thereof |
JP5545471B2 (en) * | 2010-03-26 | 2014-07-09 | 株式会社リコー | Image reading apparatus, image reading method, and program |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5596427A (en) * | 1987-01-19 | 1997-01-21 | Canon Kabushiki Kaisha | Image reading apparatus with A/D conversion and adjustment thereof |
US6499663B1 (en) * | 1997-11-04 | 2002-12-31 | Hitachi, Ltd. | Image input system |
US6570617B2 (en) * | 1994-01-28 | 2003-05-27 | California Institute Of Technology | CMOS active pixel sensor type imaging system on a chip |
US6587143B1 (en) * | 1999-01-19 | 2003-07-01 | National Semiconductor Corporation | Correlated double sampler with single amplifier |
US6587144B1 (en) * | 1998-05-11 | 2003-07-01 | Hynix Semiconductor Inc. | Analog signal processing apparatus for digital camera |
US6597395B1 (en) * | 1998-08-24 | 2003-07-22 | Hyundai Electronics Industries Co., Ltd. | Black level calibration apparatus for video camera |
US6791607B1 (en) * | 1998-07-15 | 2004-09-14 | Texas Instruments Incorporated | Optical black and offset correction in CCD signal processing |
-
2001
- 2001-11-26 JP JP2001358892A patent/JP3831940B2/en not_active Expired - Fee Related
-
2002
- 2002-11-12 US US10/292,085 patent/US7463282B2/en not_active Expired - Fee Related
- 2002-11-26 CN CN02156964.9A patent/CN1255993C/en not_active Expired - Fee Related
- 2002-11-26 CN CN200410100324.9A patent/CN1620106A/en active Pending
-
2008
- 2008-11-03 US US12/264,030 patent/US20090066823A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5596427A (en) * | 1987-01-19 | 1997-01-21 | Canon Kabushiki Kaisha | Image reading apparatus with A/D conversion and adjustment thereof |
US6570617B2 (en) * | 1994-01-28 | 2003-05-27 | California Institute Of Technology | CMOS active pixel sensor type imaging system on a chip |
US6499663B1 (en) * | 1997-11-04 | 2002-12-31 | Hitachi, Ltd. | Image input system |
US6587144B1 (en) * | 1998-05-11 | 2003-07-01 | Hynix Semiconductor Inc. | Analog signal processing apparatus for digital camera |
US6791607B1 (en) * | 1998-07-15 | 2004-09-14 | Texas Instruments Incorporated | Optical black and offset correction in CCD signal processing |
US6597395B1 (en) * | 1998-08-24 | 2003-07-22 | Hyundai Electronics Industries Co., Ltd. | Black level calibration apparatus for video camera |
US6587143B1 (en) * | 1999-01-19 | 2003-07-01 | National Semiconductor Corporation | Correlated double sampler with single amplifier |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104092964A (en) * | 2014-07-30 | 2014-10-08 | 昆山锐芯微电子有限公司 | Related double-sampling circuit, control method of related double-sampling circuit, image sensor system and control method of image sensor system |
Also Published As
Publication number | Publication date |
---|---|
CN1255993C (en) | 2006-05-10 |
US7463282B2 (en) | 2008-12-09 |
JP2003163845A (en) | 2003-06-06 |
US20030117676A1 (en) | 2003-06-26 |
JP3831940B2 (en) | 2006-10-11 |
CN1620106A (en) | 2005-05-25 |
CN1422081A (en) | 2003-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20090066823A1 (en) | Solid-state image pickup device and clamp control method therefor | |
US7208983B2 (en) | Image-sensor signal processing circuit | |
US7652702B2 (en) | Solid state imaging device and imaging device | |
US5736886A (en) | Input clamping method and apparatus with a correlated double-sampling circuit | |
US9781278B2 (en) | Solid-state image sensor and image reading apparatus | |
US6018364A (en) | Correlated double sampling method and apparatus | |
US5757440A (en) | Method and apparatus for providing an offset level to an image signal | |
US7355645B2 (en) | Image pickup apparatus with potential fluctuation prevention | |
EP1705903A1 (en) | Solid state image pickup device and camera using the same | |
EP2360912B1 (en) | Solid-state image pickup apparatus and driving method therefor | |
JPH06237471A (en) | Improved analog signal processor for electronic-picture forming system | |
WO2010092651A1 (en) | Solid state imaging device and imaging device | |
US6801254B1 (en) | Image pickup device in which the charge coupled device and correlated double sampling circuitry are on a chip separate from the gain control amplifier circuitry and analog-to-digital converter circuitry | |
US8125548B2 (en) | Analog image signal processing circuit for CMOS image sensor | |
JP3075203B2 (en) | Solid-state imaging device | |
JP3818711B2 (en) | Correlated double sampling circuit | |
JP2007036457A (en) | Imaging apparatus | |
JP4581573B2 (en) | Solid-state imaging device | |
US7015850B2 (en) | Bandwidth limited sampling circuit of high linearity | |
JPH06150685A (en) | Sample-hold circuit | |
JP3608222B2 (en) | Imaging apparatus and imaging method | |
JP3287483B2 (en) | Sample hold circuit and output circuit | |
JP2009260982A (en) | Electric power supply control method and power control device as well as electronic device and imaging device | |
JPS63260282A (en) | Solid-state image pickup device | |
JPH04258092A (en) | Video signal processing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |