US20080315259A1 - Semiconductor memory device - Google Patents
Semiconductor memory device Download PDFInfo
- Publication number
- US20080315259A1 US20080315259A1 US12/078,739 US7873908A US2008315259A1 US 20080315259 A1 US20080315259 A1 US 20080315259A1 US 7873908 A US7873908 A US 7873908A US 2008315259 A1 US2008315259 A1 US 2008315259A1
- Authority
- US
- United States
- Prior art keywords
- axis direction
- channel transistor
- gate
- memory cells
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B10/00—Static random access memory [SRAM] devices
- H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/903—FET configuration adapted for use as static memory cell
Definitions
- the present invention generally relates to semiconductor memory devices, and more particularly to a semiconductor memory device such as a static random access memory (SRAM).
- SRAM static random access memory
- memory cells occupy a large portion of the device area.
- the memory cell is an important factor which determines the size, access speed and power consumption of the semiconductor memory device.
- FIG. 1 is a circuit diagram showing a memory cell of a conventional 1RW/1R RAM.
- FIG. 2 is a diagram showing a layout of the memory cell of the conventional 1RW/1R RAM.
- FIG. 3 is a diagram for explaining various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, and an N-type well region in the layout shown in FIG. 2 .
- P-channel MOS transistors Trp 1 and Trp 2 P-channel MOS transistors Trp 1 and Trp 2 , N-channel MOS transistors Trn 1 through Trn 8 , bit lines BLA, BLB, XBLA and XBLB, word lines WLA and WLB, and power lines VDD and VSS for respectively supplying power supply voltages VDD and VSS are coupled as shown.
- gates of the transistors Trn 3 and Trn 4 are connected by a gate polysilicon layer 61
- gates of the transistors Trn 5 and Trn 7 are connected by a gate polysilicon layer 62 . This is because the gates of the transistors Trn 3 and Trn 4 are connected to the same word line WLA, and the gates of the transistors Trn 5 and Trn 7 are connected to the same word line WLB, as may be seen from FIG. 1 .
- the cell frame shown in FIG. 2 is separated into the regions of the transistors Trn 1 and Trn 3 , the transistors Trn 2 and Trn 4 , the transistors Trn 5 and Trn 6 , and the transistors Trn 7 and Trn 8 .
- the 1RW/1R RAM is easily affected by inconsistencies introduced during the production process of the memory cell.
- the dimensional accuracies of the gate polysilicon layer 61 and 62 and the gate polysilicon layer 63 and 64 which extend in different directions become different due to the inconsistencies introduced during the production process.
- the gate polysilicon layer 61 and 62 are designed to have the same length as the gate polysilicon layer 63 and 64 , for example, the actual resistances of the gate polysilicon layer 61 and 62 become different from the actual resistances of the gate polysilicon layer 63 and 64 .
- the access speed and the power consumption of the memory cell are affected by the different resistances, and the balance of the memory cell as a whole deteriorates. Therefore, it is difficult to guarantee a stable operation of the semiconductor memory device.
- Another and more specific object of the present invention is to provide a semiconductor memory device which can reduce an area occupied by a memory cell and can guarantee a stable operation of the semiconductor memory device by minimizing effects caused by inconsistencies which are introduced during a production process of the semiconductor memory device.
- Still another object of the present invention is to provide a semiconductor memory device comprising a memory cell formed by a plurality of transistors, wherein each of gate wiring layers of all of the transistors forming the memory cell is arranged to extend in one direction. According to the semiconductor memory device of the present invention, it is possible to reduce an area occupied by the memory cell, and to guarantee a stable operation of the semiconductor memory device by taking measures so as to be less affected by inconsistencies introduced during a production process of the semiconductor memory device.
- first transistors which are coupled to word lines may be arranged on an outer side of second transistors which are coupled to a power supply, within the semiconductor memory device.
- second transistors a source/drain of a second transistor coupled to the power supply and a substrate contact of the power supply may be used in common.
- a source/drain of a second transistor coupled to another power supply which is different from the power supply and a substrate contact of the other power supply may be used in common. According to the semiconductor memory device of the present invention, it is possible to effectively reduce the area occupied by the memory cell by the transistor arrangement and the common use of the contact.
- the first transistors and the second transistors which are coupled to the power supply are made of N-channel MOS transistors, and the second transistor which is coupled to the other power supply my be made of a P-channel MOS transistor.
- the semiconductor memory device may further comprise signal lines including word lines, and a power line, where the power line is arranged between the signal lines in a single wiring layer. According to the semiconductor memory device of the present invention, it is possible to reduce the coupling capacitance introduced between the signal lines, and prevent generation of noise and inversion (transformation) of data.
- a plurality of memory cells may be arranged in an array, an adjacent memory cell may be arranged adjacent to a certain memory cell, and a source/drain of the transistors forming the adjacent memory cell and a bulk layer of a substrate contact may be used in common by reversing a layout of the certain cell with respect to both and x-axis direction and a y-axis direction.
- the semiconductor memory device may further comprise power lines, and signal lines, where a plurality of memory cells are arranged in an array, an adjacent memory cell is arranged adjacent to a certain memory cell, and the power lines and the signal lines with respect to the adjacent memory cell are used in common with the certain memory cell by reversing a layout of the certain memory cell with respect to both an x-axis direction and a y-axis direction. According to the semiconductor memory device of the present invention, it is possible to effectively reduce the area occupied by the memory cell array.
- FIG. 1 is a circuit diagram showing a memory cell of a conventional 1RW/1R RAM
- FIG. 2 is a diagram showing a layout of the memory cell of me conventional 1RW/1R RAM;
- FIG. 3 is a diagram for explaining various symbols used in FIG. 2 ;
- FIG. 4 is a diagram showing a layout of a memory cell of a first embodiment of a semiconductor memory device according to the present invention
- FIG. 5 is a diagram for explaining various symbols used in FIG. 4 ;
- FIG. 6 is a diagram showing a layout for a case where 8 memory cells are arranged around one memory cell shown in FIG. 4 ;
- FIG. 7 is a diagram showing the layout shown in FIG. 6 in a simplified manner
- FIG. 8 is a diagram for explaining various symbols used in FIG. 7 ;
- FIG. 9 is a diagram showing a layout of a memory cell of a second embodiment of the semiconductor memory device according to the present invention.
- FIG. 10 is a diagram for explaining various symbols used in FIG. 9 ;
- FIG. 11 is a diagram showing a layout of power lines in the second embodiment.
- FIG. 12 is a diagram for explaining various symbols used in FIG. 11 .
- FIG. 4 is a diagram showing a layout of a memory cell of a first embodiment of a semiconductor memory device according to the present invention.
- FIG. 5 is a diagram for explaining various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, and an N-type well region in the layout shown in FIG. 4 .
- the present invention is applied to a 1RW/1R RAM.
- the illustration of the circuit diagram of the memory cell of the 1RW/1R RAM will be omitted since the circuit diagram is the same as that of the conventional memory cell shown in FIG. 1 .
- those parts which are the same as those corresponding parts in FIG. 1 are designated by the same reference numerals, and a description thereof will be omitted.
- the transistors Trn 3 and Trn 4 which are connected to the word line WLA and the transistors Trn 5 and Trn 7 which are connected to the word lines WLB are arranged on the outer side of the other transistors in the cell frame, as shown in FIG. 4 . More particularly, the transistors Trn 4 and Trn 5 are arranged in an upper portion in FIG. 4 , while transistors Trn 3 and Trn 7 are arranged in a lower portion in FIG. 4 . Hence, it is possible to use common sources/drains 11 and 12 with respect to the transistors Trn 1 , Trn 2 , Trn 6 and Trn 8 .
- the power supply sides VSS (sources 11 ) of the transistors Trn 1 , Trn 2 , Trn 6 and Trn 8 may be used in common, and by further common use with substrate contacts (contact regions of the P-type wells) 13 , it is possible to reduce the number of contacts 14 to the power supply VSS to one.
- common sources/drains 21 and 22 may be used with respect to the transistors Trp 1 and Trp 2 .
- the power supply sides VDD (sources 21 ) of the transistors Trp 1 and Trp 2 in common, and by further common use with substrate contacts (contact regions of the N-type wells) 23 , it is possible to reduce the number of contact 24 to the power supply VDD to one.
- this embodiment arranges the transistors Trp 1 , Trp 2 and Trn 1 through Trn 8 as shown in FIG. 4 , so that gate polysilicon layer 31 of all of the transistors Trp 1 , Trp 2 and Trn 1 through Trn 8 as shown in FIG. 4 , so that gate polysilicon layers 31 of all of the transistors Trp 1 , Trp 2 and Trn 1 through Trn 8 extend in the same direction.
- this embodiment is less affected by the inconsistencies introduced during the production process of the memory cell.
- the present inventors conducted experiments to compare the layout of this embodiment shown in FIG. 4 and the conventional layout shown in FIG. 2 . It was confirmed from the results of the experiments that the area of one memory cell of this embodiment can be reduced by approximately 20% as compared to the area of one conventional memory cell.
- contact regions in the cell frame can be used in common by arranging the layouts of the adjacent memory cells in a reverse arrangement with respect to both an X-axis direction and a y-axis direction.
- contact regions 13 , 23 and 43 of the memory cells can be used in common among a certain memory cell and adjacent memory cells arranged above, below, to the right and left of the certain memory cell.
- FIG. 6 is a diagram showing a layout in which 8 adjacent memory cells are arranged around one certain memory cell having the layout shown in FIG. 4 .
- those parts which are the same as those corresponding parts in FIGS. 4 and 5 are designated by the same reference numerals and symbols, and description thereof will be omitted.
- the reference numerals of the transistors Trp 1 , Trp 2 and Trn 1 through Trn 8 are divided into upper and lower portion, such as “Tr” and “p 1 ”, because of the limited writing space available within the figure.
- the layout of the adjacent memory cells are reversed, or turned over relative to the layout of the certain memory cell with respect to both the x-axis direction an the y-axis direction
- the sources/drains and a bulk layer of substrate contacts in common among the memory cells.
- the bulk layer refers to a stacked structure from a substrate to a layer under a first metal layer which will be described later.
- power lines such as the power lines VDD and VSS
- signal lines such as the word lines WLA and WLB, the bit lines BLA and BLB, XBLA and XBLB in common among the memory cells.
- the gate polysilicon layers of all of the transistors forming the memory cells are arranged to extend in the same direction.
- the sources/drains of the transistors connected to all of the bit lines are arranged to be used in common among the certain memory cell and the adjacent memory cells located above and below in the plan view.
- the sources/drains of the transistors on the power supply side and the substrate contacts are used in common among the memory cells.
- the substrate contacts are used in common among the certain memory cell and the adjacent memory cells located on the right and left.
- FIG. 7 is a diagram showing the layout shown in FIG. 6 in a simplified manner.
- FIG. 8 is a diagram for explaining various symbols used to indicate a source/drain contact region, a gate contact region, and a normal position of the memory cell in the layout shown in FIG. 7 .
- the effect of reducing the area occupied by the memory cells becomes more notable as the number of memory cells in the memory cell array increases.
- each memory cell is the area within each frame.
- a region actually occupied by each memory extends slightly to the outer side of each cell frame.
- the cell regions actually occupied by each of the memory cells overlap among the mutually adjacent cell regions according to the layout of the memory cells shown in FIG. 6 . Consequently, it is actually possible to further reduce the area of each memory cell by an amount corresponding to the overlap of the cell regions of the adjacent memory cells.
- FIG. 9 is a diagram showing a layout of a memory cell of a second embodiment of the semiconductor memory device according to the present invention.
- FIG. 10 is a diagram showing various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, an N-type well region, and a first metal layer of the layout shown in FIG. 9 .
- FIG. 11 is a diagram showing a layout of power lines in this embodiment.
- FIG. 12 is a diagram showing various symbols used to indicate a second metal layer, a third metal layer, a first via hole, a second via hole, and a stacked via hole region in the layout shown in FIG.
- the present invention is also applied to a 1RW/1R RAM.
- the illustration of the circuit diagram of the memory cell of the 1RW/1R RAM will be omitted since the circuit diagram is the same as that of the conventional memory cell shown in FIG. 1 .
- FIG. 9 those parts which are the same as those corresponding parts in FIG. 4 are designated by the same reference numerals, and a description thereof will be omitted.
- the power lines VDD and VSS are arranged between the word lines WLA and WLB in the same wiring layer (wiring level of the second metal layer).
- the power line so as to be sandwiched between the signal lines in the same wiring layer, it is possible to reduce the coupling capacitance generated between the signal lines, and to prevent generation of noise and inversion (transformation) of data.
- the coupling capacitance between ports of the 1RW/1R RAM which is a multi-port RAM, and accordingly, prevent interference between the ports.
- the present invention is applied to the 1RW/1R RAM.
- the application of the present invention is not limited to the 1RW/1R RAM, and the present invention is similarly applicable to various other kinds of semiconductor memory devices.
Abstract
Description
- 1. Field of the Invention
- The present invention generally relates to semiconductor memory devices, and more particularly to a semiconductor memory device such as a static random access memory (SRAM).
- In semiconductor memory devices, memory cells occupy a large portion of the device area. Hence, the memory cell is an important factor which determines the size, access speed and power consumption of the semiconductor memory device.
- 2. Description of the Related Art
- First, a description will be given of a memory cell of a conventional 1-read-write/1-read (1RW/1R) RAM.
FIG. 1 is a circuit diagram showing a memory cell of a conventional 1RW/1R RAM.FIG. 2 is a diagram showing a layout of the memory cell of the conventional 1RW/1R RAM.FIG. 3 is a diagram for explaining various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, and an N-type well region in the layout shown inFIG. 2 . - In
FIG. 1 , P-channel MOS transistors Trp1 and Trp2, N-channel MOS transistors Trn1 through Trn8, bit lines BLA, BLB, XBLA and XBLB, word lines WLA and WLB, and power lines VDD and VSS for respectively supplying power supply voltages VDD and VSS are coupled as shown. - In
FIG. 2 , gates of the transistors Trn3 and Trn4 are connected by agate polysilicon layer 61, and gates of the transistors Trn5 and Trn7 are connected by agate polysilicon layer 62. This is because the gates of the transistors Trn3 and Trn4 are connected to the same word line WLA, and the gates of the transistors Trn5 and Trn7 are connected to the same word line WLB, as may be seen fromFIG. 1 . - When the layout shown in
FIG. 2 is employed, portions where the transistors are formed are inevitably separated and a large area is occupied thereby. That is, even among the N-channel MOS transistors which are of the same nMOS type, the source/drain regions are separated and an additional area is occupied thereby. More particularly, the cell frame shown inFIG. 2 is separated into the regions of the transistors Trn1 and Trn3, the transistors Trn2 and Trn4, the transistors Trn5 and Trn6, and the transistors Trn7 and Trn8. - On the other hand, since the
gate polysilicon layer 61 of the transistors Trn3 and Trn4 cannot be arranged in the same direction asgate polysilicon layer gate polysilicon layer gate polysilicon layer gate polysilicon layer gate polysilicon layer gate polysilicon layer gate polysilicon layer - As described above, in the conventional semiconductor memory device, there were problems in that it is difficult to reduce the area occupied by the memory cell, and that it is difficult to guarantee a stable operation of the semiconductor memory device due to the effects of the inconsistencies introduced during the production process.
- Accordingly, it is a general object of the present invention to provide a novel and useful semiconductor memory device in which the problems described above are eliminated.
- Another and more specific object of the present invention is to provide a semiconductor memory device which can reduce an area occupied by a memory cell and can guarantee a stable operation of the semiconductor memory device by minimizing effects caused by inconsistencies which are introduced during a production process of the semiconductor memory device.
- Still another object of the present invention is to provide a semiconductor memory device comprising a memory cell formed by a plurality of transistors, wherein each of gate wiring layers of all of the transistors forming the memory cell is arranged to extend in one direction. According to the semiconductor memory device of the present invention, it is possible to reduce an area occupied by the memory cell, and to guarantee a stable operation of the semiconductor memory device by taking measures so as to be less affected by inconsistencies introduced during a production process of the semiconductor memory device.
- Of the transistors forming the memory cell, first transistors which are coupled to word lines may be arranged on an outer side of second transistors which are coupled to a power supply, within the semiconductor memory device. In addition, for the second transistors, a source/drain of a second transistor coupled to the power supply and a substrate contact of the power supply may be used in common. Furthermore, of the second transistors, a source/drain of a second transistor coupled to another power supply which is different from the power supply and a substrate contact of the other power supply may be used in common. According to the semiconductor memory device of the present invention, it is possible to effectively reduce the area occupied by the memory cell by the transistor arrangement and the common use of the contact.
- The first transistors and the second transistors which are coupled to the power supply are made of N-channel MOS transistors, and the second transistor which is coupled to the other power supply my be made of a P-channel MOS transistor.
- The semiconductor memory device may further comprise signal lines including word lines, and a power line, where the power line is arranged between the signal lines in a single wiring layer. According to the semiconductor memory device of the present invention, it is possible to reduce the coupling capacitance introduced between the signal lines, and prevent generation of noise and inversion (transformation) of data.
- A plurality of memory cells may be arranged in an array, an adjacent memory cell may be arranged adjacent to a certain memory cell, and a source/drain of the transistors forming the adjacent memory cell and a bulk layer of a substrate contact may be used in common by reversing a layout of the certain cell with respect to both and x-axis direction and a y-axis direction. In addition, the semiconductor memory device may further comprise power lines, and signal lines, where a plurality of memory cells are arranged in an array, an adjacent memory cell is arranged adjacent to a certain memory cell, and the power lines and the signal lines with respect to the adjacent memory cell are used in common with the certain memory cell by reversing a layout of the certain memory cell with respect to both an x-axis direction and a y-axis direction. According to the semiconductor memory device of the present invention, it is possible to effectively reduce the area occupied by the memory cell array.
- Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.
-
FIG. 1 is a circuit diagram showing a memory cell of a conventional 1RW/1R RAM; -
FIG. 2 is a diagram showing a layout of the memory cell of me conventional 1RW/1R RAM; -
FIG. 3 is a diagram for explaining various symbols used inFIG. 2 ; -
FIG. 4 is a diagram showing a layout of a memory cell of a first embodiment of a semiconductor memory device according to the present invention; -
FIG. 5 is a diagram for explaining various symbols used inFIG. 4 ; -
FIG. 6 is a diagram showing a layout for a case where 8 memory cells are arranged around one memory cell shown inFIG. 4 ; -
FIG. 7 is a diagram showing the layout shown inFIG. 6 in a simplified manner; -
FIG. 8 is a diagram for explaining various symbols used inFIG. 7 ; -
FIG. 9 is a diagram showing a layout of a memory cell of a second embodiment of the semiconductor memory device according to the present invention; -
FIG. 10 is a diagram for explaining various symbols used inFIG. 9 ; -
FIG. 11 is a diagram showing a layout of power lines in the second embodiment; and -
FIG. 12 is a diagram for explaining various symbols used inFIG. 11 . - A description will be given of embodiments of the present invention, by referring to
FIG. 4 and the subsequent figures. -
FIG. 4 is a diagram showing a layout of a memory cell of a first embodiment of a semiconductor memory device according to the present invention.FIG. 5 is a diagram for explaining various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, and an N-type well region in the layout shown inFIG. 4 . In this embodiment, the present invention is applied to a 1RW/1R RAM. The illustration of the circuit diagram of the memory cell of the 1RW/1R RAM will be omitted since the circuit diagram is the same as that of the conventional memory cell shown inFIG. 1 . InFIG. 4 , those parts which are the same as those corresponding parts inFIG. 1 are designated by the same reference numerals, and a description thereof will be omitted. - In this embodiment, the transistors Trn3 and Trn4 which are connected to the word line WLA and the transistors Trn5 and Trn7 which are connected to the word lines WLB are arranged on the outer side of the other transistors in the cell frame, as shown in
FIG. 4 . More particularly, the transistors Trn4 and Trn5 are arranged in an upper portion inFIG. 4 , while transistors Trn3 and Trn7 are arranged in a lower portion inFIG. 4 . Hence, it is possible to use common sources/drains - In other words, the power supply sides VSS (sources 11) of the transistors Trn1, Trn2, Trn6 and Trn8 may be used in common, and by further common use with substrate contacts (contact regions of the P-type wells) 13, it is possible to reduce the number of
contacts 14 to the power supply VSS to one. In addition, common sources/drains contact 24 to the power supply VDD to one. - Accordingly, the conventional concept of using a polysilicon layer to connect the gates of the transistors which are connected to the word lines as shown in
FIG. 2 is totally discarded in this embodiment. Instead, this embodiments arranges the transistors Trp1, Trp2 and Trn1 through Trn8 as shown inFIG. 4 , so thatgate polysilicon layer 31 of all of the transistors Trp1, Trp2 and Trn1 through Trn8 as shown inFIG. 4 , so that gate polysilicon layers 31 of all of the transistors Trp1, Trp2 and Trn1 through Trn8 extend in the same direction. As a result, this embodiment is less affected by the inconsistencies introduced during the production process of the memory cell. - The present inventors conducted experiments to compare the layout of this embodiment shown in
FIG. 4 and the conventional layout shown inFIG. 2 . It was confirmed from the results of the experiments that the area of one memory cell of this embodiment can be reduced by approximately 20% as compared to the area of one conventional memory cell. - As will be described later in conjunction with
FIG. 6 , contact regions in the cell frame can be used in common by arranging the layouts of the adjacent memory cells in a reverse arrangement with respect to both an X-axis direction and a y-axis direction. In other words, contactregions -
FIG. 6 is a diagram showing a layout in which 8 adjacent memory cells are arranged around one certain memory cell having the layout shown inFIG. 4 . InFIG. 6 , those parts which are the same as those corresponding parts inFIGS. 4 and 5 are designated by the same reference numerals and symbols, and description thereof will be omitted. InFIG. 6 , however, the reference numerals of the transistors Trp1, Trp2 and Trn1 through Trn8 are divided into upper and lower portion, such as “Tr” and “p1”, because of the limited writing space available within the figure. - As may be seen from
FIG. 6 , when the layout of the adjacent memory cells are reversed, or turned over relative to the layout of the certain memory cell with respect to both the x-axis direction an the y-axis direction, when arranging the memory cells in an array, that is, in a form of a memory cell array, it is possible to use the sources/drains and a bulk layer of substrate contacts in common among the memory cells. The bulk layer refers to a stacked structure from a substrate to a layer under a first metal layer which will be described later. In addition, by reversing the layout of the adjacent memory cells relative to the layout of the certain memory cell with respect to both the x-axis direction and the y-axis direction, it is also possible to use power lines such as the power lines VDD and VSS, and signal lines such as the word lines WLA and WLB, the bit lines BLA and BLB, XBLA and XBLB in common among the memory cells. - In other words, the gate polysilicon layers of all of the transistors forming the memory cells are arranged to extend in the same direction. In addition, the sources/drains of the transistors connected to all of the bit lines are arranged to be used in common among the certain memory cell and the adjacent memory cells located above and below in the plan view. Moreover, the sources/drains of the transistors on the power supply side and the substrate contacts are used in common among the memory cells. Furthermore, the substrate contacts are used in common among the certain memory cell and the adjacent memory cells located on the right and left.
-
FIG. 7 is a diagram showing the layout shown inFIG. 6 in a simplified manner.FIG. 8 is a diagram for explaining various symbols used to indicate a source/drain contact region, a gate contact region, and a normal position of the memory cell in the layout shown inFIG. 7 . As may be seen fromFIG. 7 , the effect of reducing the area occupied by the memory cells becomes more notable as the number of memory cells in the memory cell array increases. - In
FIG. 6 , it is assumed for the sake of convenience that the area of each memory cell is the area within each frame. However, a region actually occupied by each memory extends slightly to the outer side of each cell frame. Hence, in units of the cell region which is actually occupied by each memory cell, the cell regions actually occupied by each of the memory cells overlap among the mutually adjacent cell regions according to the layout of the memory cells shown inFIG. 6 . Consequently, it is actually possible to further reduce the area of each memory cell by an amount corresponding to the overlap of the cell regions of the adjacent memory cells. -
FIG. 9 is a diagram showing a layout of a memory cell of a second embodiment of the semiconductor memory device according to the present invention.FIG. 10 is a diagram showing various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, an N-type well region, and a first metal layer of the layout shown inFIG. 9 . In addition,FIG. 11 is a diagram showing a layout of power lines in this embodiment.FIG. 12 is a diagram showing various symbols used to indicate a second metal layer, a third metal layer, a first via hole, a second via hole, and a stacked via hole region in the layout shown inFIG. 11 . In this embodiment, the present invention is also applied to a 1RW/1R RAM. The illustration of the circuit diagram of the memory cell of the 1RW/1R RAM will be omitted since the circuit diagram is the same as that of the conventional memory cell shown inFIG. 1 . InFIG. 9 , those parts which are the same as those corresponding parts inFIG. 4 are designated by the same reference numerals, and a description thereof will be omitted. - As may be seen from
FIGS. 9 and 11 , similarly to the power line VSS which is arranged between the bit lines BLA and BLB in the same wiring layer (wiring level of the third metal layer), the power lines VDD and VSS are arranged between the word lines WLA and WLB in the same wiring layer (wiring level of the second metal layer). In other words, by arranging the power line so as to be sandwiched between the signal lines in the same wiring layer, it is possible to reduce the coupling capacitance generated between the signal lines, and to prevent generation of noise and inversion (transformation) of data. As a result, it is possible to reduce the coupling capacitance between ports of the 1RW/1R RAM which is a multi-port RAM, and accordingly, prevent interference between the ports. - In the embodiments described above, the present invention is applied to the 1RW/1R RAM. However, the application of the present invention is not limited to the 1RW/1R RAM, and the present invention is similarly applicable to various other kinds of semiconductor memory devices.
- Further, the present invention is not limited to these embodiments, but various variations and modifications may be made without departing from the scope of the present invention.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/078,739 USRE41963E1 (en) | 1998-10-27 | 2008-04-04 | Semiconductor memory device |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP30588898A JP3852729B2 (en) | 1998-10-27 | 1998-10-27 | Semiconductor memory device |
JP10-305888 | 1998-10-27 | ||
US09/398,012 US6469328B2 (en) | 1998-10-27 | 1999-09-17 | Semiconductor memory device |
US96881999A | 1999-10-20 | 1999-10-20 | |
US12/078,739 USRE41963E1 (en) | 1998-10-27 | 2008-04-04 | Semiconductor memory device |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/398,012 Reissue US6469328B2 (en) | 1998-10-27 | 1999-09-17 | Semiconductor memory device |
US10968819 Division | 2004-10-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080315259A1 true US20080315259A1 (en) | 2008-12-25 |
USRE41963E1 USRE41963E1 (en) | 2010-11-30 |
Family
ID=17950527
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/398,012 Expired - Lifetime US6469328B2 (en) | 1998-10-27 | 1999-09-17 | Semiconductor memory device |
US12/078,739 Expired - Lifetime USRE41963E1 (en) | 1998-10-27 | 2008-04-04 | Semiconductor memory device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/398,012 Expired - Lifetime US6469328B2 (en) | 1998-10-27 | 1999-09-17 | Semiconductor memory device |
Country Status (3)
Country | Link |
---|---|
US (2) | US6469328B2 (en) |
EP (1) | EP0997948A3 (en) |
JP (1) | JP3852729B2 (en) |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5966317A (en) * | 1999-02-10 | 1999-10-12 | Lucent Technologies Inc. | Shielded bitlines for static RAMs |
JP4674386B2 (en) * | 1999-02-17 | 2011-04-20 | ソニー株式会社 | Semiconductor memory device |
JP4885365B2 (en) * | 2000-05-16 | 2012-02-29 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP5420582B2 (en) * | 2000-05-16 | 2014-02-19 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP2002373946A (en) * | 2001-06-13 | 2002-12-26 | Mitsubishi Electric Corp | Static semiconductor memory |
JP2003133417A (en) * | 2001-10-26 | 2003-05-09 | Matsushita Electric Ind Co Ltd | Semiconductor integrated circuit device and its designing method |
JP4278338B2 (en) * | 2002-04-01 | 2009-06-10 | 株式会社ルネサステクノロジ | Semiconductor memory device |
JP4005468B2 (en) | 2002-09-30 | 2007-11-07 | 富士通株式会社 | Memory cell arrangement method and semiconductor memory device |
US20050167733A1 (en) * | 2004-02-02 | 2005-08-04 | Advanced Micro Devices, Inc. | Memory device and method of manufacture |
JP4098746B2 (en) * | 2004-04-16 | 2008-06-11 | 株式会社東芝 | Semiconductor device |
US7349266B2 (en) * | 2004-06-10 | 2008-03-25 | Freescale Semiconductor, Inc. | Memory device with a data hold latch |
US8124976B2 (en) * | 2005-12-02 | 2012-02-28 | Nec Corporation | Semiconductor device and method of manufacturing the same |
WO2007091541A1 (en) * | 2006-02-08 | 2007-08-16 | Renesas Technology Corp. | Semiconductor memory |
US9009641B2 (en) | 2006-03-09 | 2015-04-14 | Tela Innovations, Inc. | Circuits with linear finfet structures |
US8245180B2 (en) | 2006-03-09 | 2012-08-14 | Tela Innovations, Inc. | Methods for defining and using co-optimized nanopatterns for integrated circuit design and apparatus implementing same |
US9035359B2 (en) | 2006-03-09 | 2015-05-19 | Tela Innovations, Inc. | Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods |
US9563733B2 (en) | 2009-05-06 | 2017-02-07 | Tela Innovations, Inc. | Cell circuit and layout with linear finfet structures |
US7763534B2 (en) | 2007-10-26 | 2010-07-27 | Tela Innovations, Inc. | Methods, structures and designs for self-aligning local interconnects used in integrated circuits |
US8247846B2 (en) | 2006-03-09 | 2012-08-21 | Tela Innovations, Inc. | Oversized contacts and vias in semiconductor chip defined by linearly constrained topology |
US8839175B2 (en) | 2006-03-09 | 2014-09-16 | Tela Innovations, Inc. | Scalable meta-data objects |
US7956421B2 (en) | 2008-03-13 | 2011-06-07 | Tela Innovations, Inc. | Cross-coupled transistor layouts in restricted gate level layout architecture |
US8653857B2 (en) | 2006-03-09 | 2014-02-18 | Tela Innovations, Inc. | Circuitry and layouts for XOR and XNOR logic |
US8541879B2 (en) | 2007-12-13 | 2013-09-24 | Tela Innovations, Inc. | Super-self-aligned contacts and method for making the same |
US8448102B2 (en) | 2006-03-09 | 2013-05-21 | Tela Innovations, Inc. | Optimizing layout of irregular structures in regular layout context |
US8658542B2 (en) | 2006-03-09 | 2014-02-25 | Tela Innovations, Inc. | Coarse grid design methods and structures |
US9230910B2 (en) | 2006-03-09 | 2016-01-05 | Tela Innovations, Inc. | Oversized contacts and vias in layout defined by linearly constrained topology |
US7446352B2 (en) | 2006-03-09 | 2008-11-04 | Tela Innovations, Inc. | Dynamic array architecture |
JP4868934B2 (en) * | 2006-05-11 | 2012-02-01 | ルネサスエレクトロニクス株式会社 | Semiconductor memory device |
US8286107B2 (en) | 2007-02-20 | 2012-10-09 | Tela Innovations, Inc. | Methods and systems for process compensation technique acceleration |
US8667443B2 (en) | 2007-03-05 | 2014-03-04 | Tela Innovations, Inc. | Integrated circuit cell library for multiple patterning |
US7888705B2 (en) | 2007-08-02 | 2011-02-15 | Tela Innovations, Inc. | Methods for defining dynamic array section with manufacturing assurance halo and apparatus implementing the same |
JP5362198B2 (en) | 2007-08-31 | 2013-12-11 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP4846702B2 (en) * | 2007-12-10 | 2011-12-28 | ルネサスエレクトロニクス株式会社 | Semiconductor memory device |
US8453094B2 (en) | 2008-01-31 | 2013-05-28 | Tela Innovations, Inc. | Enforcement of semiconductor structure regularity for localized transistors and interconnect |
US7939443B2 (en) | 2008-03-27 | 2011-05-10 | Tela Innovations, Inc. | Methods for multi-wire routing and apparatus implementing same |
SG10201608214SA (en) | 2008-07-16 | 2016-11-29 | Tela Innovations Inc | Methods for cell phasing and placement in dynamic array architecture and implementation of the same |
US9122832B2 (en) | 2008-08-01 | 2015-09-01 | Tela Innovations, Inc. | Methods for controlling microloading variation in semiconductor wafer layout and fabrication |
US8661392B2 (en) | 2009-10-13 | 2014-02-25 | Tela Innovations, Inc. | Methods for cell boundary encroachment and layouts implementing the Same |
US9159627B2 (en) | 2010-11-12 | 2015-10-13 | Tela Innovations, Inc. | Methods for linewidth modification and apparatus implementing the same |
JP5639706B2 (en) * | 2013-12-24 | 2014-12-10 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US9876017B2 (en) | 2014-12-03 | 2018-01-23 | Qualcomm Incorporated | Static random access memory (SRAM) bit cells with wordline landing pads split across boundary edges of the SRAM bit cells |
US9806083B2 (en) | 2014-12-03 | 2017-10-31 | Qualcomm Incorporated | Static random access memory (SRAM) bit cells with wordlines on separate metal layers for increased performance, and related methods |
KR102193633B1 (en) | 2014-12-30 | 2020-12-21 | 삼성전자주식회사 | Dual-port sram devices and methods of manufacturing the same |
RU2693331C1 (en) * | 2018-02-07 | 2019-07-02 | Акционерное общество "МЦСТ" | Reading port |
US11205474B1 (en) * | 2020-07-10 | 2021-12-21 | Taiwan Semiconductor Manufacturing Company Limited | SRAM design with four-poly-pitch |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5072286A (en) * | 1989-09-28 | 1991-12-10 | Hitachi, Ltd. | Semiconductor memory device having memory cells including IG FETs in a symmetrical arrangement |
US5097440A (en) * | 1988-12-06 | 1992-03-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device comprising a plurality of memory arrays with improved peripheral circuit location and interconnection arrangement |
US5124774A (en) * | 1990-01-12 | 1992-06-23 | Paradigm Technology, Inc. | Compact SRAM cell layout |
US5422840A (en) * | 1991-11-12 | 1995-06-06 | Sony Corporation | SRAM cell and array thereof |
US5436506A (en) * | 1992-10-12 | 1995-07-25 | Samsung Electronics Co., Ltd. | Semiconductor memory device and the manufacturing method thereof |
US5654915A (en) * | 1993-08-19 | 1997-08-05 | Cypress Semiconductor Corp. | 6-bulk transistor static memory cell using split wordline architecture |
US5654572A (en) * | 1994-10-28 | 1997-08-05 | Nkk Corporation | Static random access memory device |
US5677887A (en) * | 1992-09-10 | 1997-10-14 | Hitachi, Ltd. | Semiconductor memory device having a large storage capacity and a high speed operation |
US5744844A (en) * | 1996-03-29 | 1998-04-28 | Fujitsu Limited | CMOS SRAM cell |
US5805494A (en) * | 1997-04-30 | 1998-09-08 | International Business Machines Corporation | Trench capacitor structures |
US5841153A (en) * | 1993-12-16 | 1998-11-24 | Mitsubishi Denkikabushiki Kaisha | SRAM semiconductor device |
US5880503A (en) * | 1996-08-07 | 1999-03-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device having static memory cell with CMOS structure |
US5930163A (en) * | 1996-12-19 | 1999-07-27 | Kabushiki Kaisha Toshiba | Semiconductor memory device having two P-well layout structure |
US5965922A (en) * | 1996-08-30 | 1999-10-12 | Kabushiki Kaisha Toshiba | Semiconductor memory device composed of half cells |
US5977597A (en) * | 1997-03-10 | 1999-11-02 | Mitsubishi Denki Kabushiki Kaisha | Layout structure of semiconductor memory with cells positioned in translated relation in first and second directions |
US6005296A (en) * | 1997-05-30 | 1999-12-21 | Stmicroelectronics, Inc. | Layout for SRAM structure |
US6091629A (en) * | 1996-08-06 | 2000-07-18 | Hitachi, Ltd. | High speed semiconductor memory apparatus including circuitry to increase writing and reading speed |
US6147385A (en) * | 1997-12-23 | 2000-11-14 | Samsung Electronics Co., Ltd. | CMOS static random access memory devices |
US6160298A (en) * | 1996-07-15 | 2000-12-12 | Nec Corporation | Full CMOS SRAM cell comprising Vcc and Vss buses on both sides of each of complementary data lines on a single level |
US6239500B1 (en) * | 1999-02-05 | 2001-05-29 | Fujitsu Limited | Semiconductor device with common bit contact area |
US6274895B1 (en) * | 1998-08-28 | 2001-08-14 | Hitachi, Ltd | Semiconductor integrated circuit device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02209771A (en) | 1988-10-07 | 1990-08-21 | Kawasaki Steel Corp | Semiconductor integrated circuit |
JPH0460991A (en) | 1990-06-25 | 1992-02-26 | Nec Corp | Semiconductor static memory |
JPH04170069A (en) | 1990-11-02 | 1992-06-17 | Hitachi Ltd | Semiconductor memory device |
JP3357382B2 (en) | 1991-05-28 | 2002-12-16 | 株式会社日立製作所 | Multi-port memory |
EP0578915A3 (en) * | 1992-07-16 | 1994-05-18 | Hewlett Packard Co | Two-port ram cell |
JP3779734B2 (en) | 1993-02-19 | 2006-05-31 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device and manufacturing method thereof |
JP3277339B2 (en) | 1993-04-20 | 2002-04-22 | 株式会社日立製作所 | Semiconductor integrated circuit device |
JPH0786436A (en) | 1993-09-10 | 1995-03-31 | Fujitsu Ltd | Static ram |
JPH07130877A (en) | 1993-11-05 | 1995-05-19 | Sony Corp | Complete cmos type static memory cell |
JP3695906B2 (en) | 1996-08-30 | 2005-09-14 | 株式会社東芝 | Semiconductor memory device |
-
1998
- 1998-10-27 JP JP30588898A patent/JP3852729B2/en not_active Expired - Lifetime
-
1999
- 1999-09-15 EP EP99307315A patent/EP0997948A3/en not_active Withdrawn
- 1999-09-17 US US09/398,012 patent/US6469328B2/en not_active Expired - Lifetime
-
2008
- 2008-04-04 US US12/078,739 patent/USRE41963E1/en not_active Expired - Lifetime
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5097440A (en) * | 1988-12-06 | 1992-03-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device comprising a plurality of memory arrays with improved peripheral circuit location and interconnection arrangement |
US5072286A (en) * | 1989-09-28 | 1991-12-10 | Hitachi, Ltd. | Semiconductor memory device having memory cells including IG FETs in a symmetrical arrangement |
US5124774A (en) * | 1990-01-12 | 1992-06-23 | Paradigm Technology, Inc. | Compact SRAM cell layout |
US5422840A (en) * | 1991-11-12 | 1995-06-06 | Sony Corporation | SRAM cell and array thereof |
US5677887A (en) * | 1992-09-10 | 1997-10-14 | Hitachi, Ltd. | Semiconductor memory device having a large storage capacity and a high speed operation |
US5436506A (en) * | 1992-10-12 | 1995-07-25 | Samsung Electronics Co., Ltd. | Semiconductor memory device and the manufacturing method thereof |
US5654915A (en) * | 1993-08-19 | 1997-08-05 | Cypress Semiconductor Corp. | 6-bulk transistor static memory cell using split wordline architecture |
US5841153A (en) * | 1993-12-16 | 1998-11-24 | Mitsubishi Denkikabushiki Kaisha | SRAM semiconductor device |
US5654572A (en) * | 1994-10-28 | 1997-08-05 | Nkk Corporation | Static random access memory device |
US5744844A (en) * | 1996-03-29 | 1998-04-28 | Fujitsu Limited | CMOS SRAM cell |
US6160298A (en) * | 1996-07-15 | 2000-12-12 | Nec Corporation | Full CMOS SRAM cell comprising Vcc and Vss buses on both sides of each of complementary data lines on a single level |
US6091629A (en) * | 1996-08-06 | 2000-07-18 | Hitachi, Ltd. | High speed semiconductor memory apparatus including circuitry to increase writing and reading speed |
US5880503A (en) * | 1996-08-07 | 1999-03-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device having static memory cell with CMOS structure |
US5965922A (en) * | 1996-08-30 | 1999-10-12 | Kabushiki Kaisha Toshiba | Semiconductor memory device composed of half cells |
US5930163A (en) * | 1996-12-19 | 1999-07-27 | Kabushiki Kaisha Toshiba | Semiconductor memory device having two P-well layout structure |
US5977597A (en) * | 1997-03-10 | 1999-11-02 | Mitsubishi Denki Kabushiki Kaisha | Layout structure of semiconductor memory with cells positioned in translated relation in first and second directions |
US5805494A (en) * | 1997-04-30 | 1998-09-08 | International Business Machines Corporation | Trench capacitor structures |
US6005296A (en) * | 1997-05-30 | 1999-12-21 | Stmicroelectronics, Inc. | Layout for SRAM structure |
US6147385A (en) * | 1997-12-23 | 2000-11-14 | Samsung Electronics Co., Ltd. | CMOS static random access memory devices |
US6274895B1 (en) * | 1998-08-28 | 2001-08-14 | Hitachi, Ltd | Semiconductor integrated circuit device |
US6239500B1 (en) * | 1999-02-05 | 2001-05-29 | Fujitsu Limited | Semiconductor device with common bit contact area |
Also Published As
Publication number | Publication date |
---|---|
US20010050380A1 (en) | 2001-12-13 |
JP3852729B2 (en) | 2006-12-06 |
US6469328B2 (en) | 2002-10-22 |
EP0997948A2 (en) | 2000-05-03 |
EP0997948A3 (en) | 2005-01-19 |
USRE41963E1 (en) | 2010-11-30 |
JP2000133724A (en) | 2000-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6469328B2 (en) | Semiconductor memory device | |
US6535453B2 (en) | Semiconductor memory device | |
US7969766B2 (en) | Semiconductor memory device | |
US7002826B2 (en) | Semiconductor memory device | |
US6822300B2 (en) | Semiconductor memory device | |
US5930163A (en) | Semiconductor memory device having two P-well layout structure | |
JP5596335B2 (en) | Semiconductor device | |
US6885609B2 (en) | Semiconductor memory device supporting two data ports | |
US7535752B2 (en) | Semiconductor static random access memory device | |
US20050253287A1 (en) | Dual-port SRAM cell structure | |
US6590802B2 (en) | Semiconductor storage apparatus | |
US10748913B2 (en) | SRAM cell with T-shaped contact | |
US6737685B2 (en) | Compact SRAM cell layout for implementing one-port or two-port operation | |
JP2005039294A (en) | Semiconductor memory device | |
KR100502672B1 (en) | Full CMOS SRAM Cells |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021977/0219 Effective date: 20081104 Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021977/0219 Effective date: 20081104 |
|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024658/0311 Effective date: 20100401 |
|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S ADDRESS PREVIOUSLY RECORDED ON REEL 024658 FRAME 0311. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024943/0851 Effective date: 20100401 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:041188/0401 Effective date: 20160909 |