USRE41963E1 - Semiconductor memory device - Google Patents

Semiconductor memory device Download PDF

Info

Publication number
USRE41963E1
USRE41963E1 US12/078,739 US7873908A USRE41963E US RE41963 E1 USRE41963 E1 US RE41963E1 US 7873908 A US7873908 A US 7873908A US RE41963 E USRE41963 E US RE41963E
Authority
US
United States
Prior art keywords
transistors
memory cell
axis direction
lines
adjacent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US12/078,739
Other versions
US20080315259A1 (en
Inventor
Tsuyoshi Yanai
Yoshio Kajii
Takashi Ohkawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Semiconductor Ltd
Original Assignee
Fujitsu Semiconductor Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP30588898A priority Critical patent/JP3852729B2/en
Priority to JP10-305888 priority
Priority to US09/398,012 priority patent/US6469328B2/en
Priority to US96881999A priority
Application filed by Fujitsu Semiconductor Ltd filed Critical Fujitsu Semiconductor Ltd
Priority to US12/078,739 priority patent/USRE41963E1/en
Assigned to FUJITSU MICROELECTRONICS LIMITED reassignment FUJITSU MICROELECTRONICS LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU LIMITED
Publication of US20080315259A1 publication Critical patent/US20080315259A1/en
Assigned to FUJITSU SEMICONDUCTOR LIMITED reassignment FUJITSU SEMICONDUCTOR LIMITED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU MICROELECTRONICS LIMITED
Assigned to FUJITSU SEMICONDUCTOR LIMITED reassignment FUJITSU SEMICONDUCTOR LIMITED CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S ADDRESS PREVIOUSLY RECORDED ON REEL 024658 FRAME 0311. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Assignors: FUJITSU MICROELECTRONICS LIMITED
Publication of USRE41963E1 publication Critical patent/USRE41963E1/en
Application granted granted Critical
Assigned to FUJITSU SEMICONDUCTOR LIMITED reassignment FUJITSU SEMICONDUCTOR LIMITED CHANGE OF ADDRESS Assignors: FUJITSU SEMICONDUCTOR LIMITED
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/11Static random access memory structures
    • H01L27/1104Static random access memory structures the load element being a MOSFET transistor
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/903FET configuration adapted for use as static memory cell

Abstract

A semiconductor memory device is constructed to include a memory cell formed by a plurality of transistors, wherein each of gate wiring layers of all of the transistors forming the memory cell is arranged to extend in one direction.

Description

This application is a divisional of U.S. patent application Ser. No. 10/968,819 filed Oct. 20, 2004, which is a reissue of U.S. Pat. No. 6,469,328, issued Oct. 22, 2002, which claims benefits of Japanese Application Patent No. 10- 305888 filed Oct. 27, 1998, the above applications are incorporated by reference herein their entireties.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to semiconductor memory devices, and more particularly to a semiconductor memory device such as a static random access memory (SRAM).

In semiconductor memory devices, memory cells occupy a large portion of the device area. Hence, the memory cell is an important factor which determines the size, access speed and power consumption of the semiconductor memory device.

2. Description of the Related Art

First, a description will be given of a memory cell of a conventional 1-read-write/1-read (1RW/1R) RAM. FIG. 1 is a circuit diagram showing a memory cell of a conventional 1RW/1R RAM. FIG. 2 is a diagram showing a layout of the memory cell of the conventional 1RW/1R RAM. FIG. 3 is a diagram for explaining various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, and an N-type well region in the layout shown in FIG. 2.

In FIG. 1, P-channel MOS transistors Trp1 and Trp2, N-channel MOS transistors Trn1 through Trn8, bit lines BLA, BLB, XBLA and XBLB, word lines WLA and WLB, and power lines VDD and VSS for respectively supplying power supply voltages VDD and VSS are coupled as shown.

In FIG. 2, gates of the transistors Trn3 and Trn4 are connected by a gate polysilicon layer 61, and gates of the transistors Trn5 and Trn7 are connected by a gate polysilicon layer 62. This is because the gates of the transistors Trn3 and Trn4 are connected to the same word line WLA, and the gates of the transistors Trn5 and Trn7 are connected to the same word line WLB, as may be seen from FIG. 1.

When the layout shown in FIG. 2 is employed, portions where the transistors are formed are inevitably separated and a large area is occupied thereby. That is, even among the N-channel MOS transistors which are of the same nMOS type, the source/drain regions are separated and an additional area is occupied thereby. More particularly, the cell frame shown in FIG. 2 is separated into the regions of the transistors Trn1 and Trn3, the transistors Trn2 and Trn4, the transistors Trn5 and Trn6, and the transistors Trn7 and Trn8.

On the other hand, since the gate polysilicon layer 61 of the transistors Trn3 and Trn4 cannot be arranged in the same direction as gate polysilicon layers 63 and 64 of the other transistors, the 1RW/1R RAM is easily affected by inconsistencies introduced during the production process of the memory cell. In other words, the dimensional accuracies of the gate polysilicon layers 61 and 62 and the gate polysilicon layers 63 and 64 which extend in different directions become different due to the inconsistencies introduced during the production process. For this reason, even if the gate polysilicon layers 61 and 62 are designed to have the same length as the gate polysilicon layers 63 and 64, for example, the actual resistances of the gate polysilicon layers 61 and 62 become different from the actual resistances of the gate polysilicon layers 63 and 64. As a result, the access speed and the power consumption of the memory cell are affected by the different resistances, and the balance of the memory cell as a whole deteriorates. Therefore, it is difficult to guarantee a stable operation of the semiconductor memory device.

As described above, in the conventional semiconductor memory device, there were problems in that it is difficult to reduce the area occupied by the memory cell, and that it is difficult to guarantee a stable operation of the semiconductor memory device due to the effects of the inconsistencies introduced during the production process.

SUMMARY OF THE INVENTION

Accordingly, it is a general object of the present invention to provide a novel and useful semiconductor memory device in which the problems described above are eliminated.

Another and more specific object of the present invention is to provide a semiconductor memory device which can reduce an area occupied by a memory cell and can guarantee a stable operation of the semiconductor memory device by minimizing effects caused by inconsistencies which are introduced during a production process of the semiconductor memory device.

Still another object of the present invention is to provide a semiconductor memory device comprising a memory cell formed by a plurality of transistors, wherein each of gate wiring layers of all of the transistors forming the memory cell is arranged to extend in one direction. According to the semiconductor memory device of the present invention, it is possible to reduce an area occupied by the memory cell, and to guarantee a stable operation of the semiconductor memory device by taking measures so as to be less affected by inconsistencies introduced during a production process of the semiconductor memory device.

Of the transistors forming the memory cell, first transistors which are coupled to word lines may be arranged on an outer side of second transistors which are coupled to a power supply, within the semiconductor memory device. In addition, of the second transistors, a source/drain of a second transistor coupled to the power supply and a substrate contact of the power supply may be used in common. Furthermore, of the second transistors, a source/drain of a second transistor coupled to another power supply which is different from the power supply and a substrate contact of the other power supply may be used in common. According to the semiconductor memory device of the present invention, it is possible to effectively reduce the area occupied by the memory cell by the transistor arrangement and the common use of the contact.

The first transistors and the second transistors which are coupled to the power supply are made of N-channel MOS transistors, and the second transistor which is coupled to the other power supply may be made of a P-channel MOS transistor.

The semiconductor memory device may further comprise signal lines including word lines, and a power line, where the power line is arranged between the signal lines in a single wiring layer. According to the semiconductor memory device of the present invention, it is possible to reduce the coupling capacitance introduced between the signal lines, and prevent generation of noise and inversion (transformation) of data.

A plurality of memory cells may be arranged in an array, an adjacent memory cell may be arranged adjacent to a certain memory cell, and a source/drain of the transistors forming the adjacent memory cell and a bulk layer of a substrate contact may be used in common by reversing a layout of the certain cell with respect to both an x-axis direction and a y-axis direction. In addition, the semiconductor memory device may further comprise power lines, and signal lines, where a plurality of memory cells are arranged in an array, an adjacent memory cell is arranged adjacent to a certain memory cell, and the power lines and the signal lines with respect to the adjacent memory cell are used in common with the certain memory cell by reversing a layout of the certain memory cell with respect to both an x-axis direction and a y-axis direction. According to the semiconductor memory device of the present invention, it is possible to effectively reduce the area occupied by the memory cell array.

Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE INVENTION

FIG. 1 is a circuit diagram showing a memory cell of a conventional 1RW/1R RAM;

FIG. 2 is a diagram showing a layout of the memory cell of the conventional 1RW/1R RAM;

FIG. 3 is a diagram for explaining various symbols used in FIG. 2;

FIG. 4 is a diagram showing a layout of a memory cell of a first embodiment of a semiconductor memory device according to the present invention;

FIG. 5 is a diagram for explaining various symbols used in FIG. 4;

FIG. 6 is a diagram showing a layout for a case where 8 memory cells are arranged around one memory cell shown in FIG. 4;

FIG. 7 is a diagram showing the layout shown in FIG. 6 in a simplified manner;

FIG. 8 is a diagram for explaining various symbols used in FIG. 7;

FIG. 9 is a diagram showing a layout of a memory cell of a second embodiment of the semiconductor memory device according to the present invention;

FIG. 10 is a diagram for explaining various symbols used in FIG. 9;

FIG. 11 is a diagram showing a layout of power lines in the second embodiment; and

FIG. 12 is a diagram for explaining various symbols used in FIG. 11.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A description will be given of embodiments of the present invention, by referring to FIG. 4 and the subsequent figures.

FIG. 4 is a diagram showing a layout of a memory cell of a first embodiment of a semiconductor memory device according to the present invention. FIG. 5 is a diagram for explaining various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, and an N-type well region in the layout shown in FIG. 4. In this embodiment, the present invention is applied to a 1RW/1R RAM. The illustration of the circuit diagram of the memory cell of the 1RW/1R RAM will be omitted since the circuit diagram is the same as that of the conventional memory cell shown in FIG. 1. In FIG. 4, those parts which are the same as those corresponding parts in FIG. 1 are designated by the same reference numerals, and a description thereof will be omitted.

In this embodiment, the transistors Trn3 and Trn4 which are connected to the word line WLA and the transistors Trn5 and Trn7 which are connected to the word lines WLB are arranged on the outer side of the other transistors in the cell frame, as shown in FIG. 4. More particularly, the transistors Trn4 and Trn5 are arranged in an upper portion in FIG. 4, while the transistors Trn3 and Trn7 are arranged in a lower portion in FIG. 4. Hence, it is possible to use common sources/drains 11 and 12 with respect to the transistors Trn1, Trn2, Trn6 and Trn8.

In other words, the power supply sides VSS (sources 11) of the transistors Trn1; Trn2, Trn6 and Trn8 may be used in common, and by further common use with substrate contacts (contact regions of the P-type wells) 13, it is possible to reduce the number of contacts 14 to the power supply VSS to one. In addition, common sources/drains 21 and 22 may be used with respect to the transistors Trp1 and Trp2. By similarly using the power supply sides VDD (sources 21) of the transistors Trp1 and Trp2 in common, and by further common use with substrate contacts (contact regions of the N-type wells) 23, it is possible to reduce the number of contacts 24 to the power supply VDD to one.

Accordingly, the conventional concept of using a polysilicon layer to connect the gates of the transistors which are connected to the word lines as shown in FIG. 2 is totally discarded in this embodiment. Instead, this embodiments arranges the transistors Trp1, Trp2 and Trn1 through Trn8 as shown in FIG. 4, so that gate polysilicon layers 31 of all of the transistors Trp1, Trp2 and Trn1 through Trn8 extend in the same direction. As a result, this embodiment is less affected by the inconsistencies introduced during the production process of the memory cell.

The present inventors conducted experiments to compare the layout of this embodiment shown in FIG. 4 and the conventional layout shown in FIG. 2. It was confirmed from the results of the experiments that the area of one memory cell of this embodiment can be reduced by approximately 20% as compared to the area of one conventional memory cell.

As will be described later in conjunction with FIG. 6, contact regions in the cell frame can be used in common by arranging the layouts of the adjacent memory cells in a reverse arrangement with respect to both an X-axis direction and a y-axis direction. In other words, contact regions 13, 23 and 43 of the memory cells can be used in common among a certain memory cell and adjacent memory cells arranged above, below, to the right and left of the certain memory cell.

FIG. 6 is a diagram showing a layout in which 8 adjacent memory cells are arranged around one certain memory cell having the layout shown in FIG. 4. In FIG. 6, those parts which are the same as those corresponding parts in FIGS. 4 and 5 are designated by the same reference numerals and symbols, and a description thereof will be omitted. In FIG. 6, however, the reference numerals of the transistors Trp1, Trp2 and Trn1 through Trn8 are divided into upper and lower portion, such as “Tr” and “p1”, because of the limited writing space available within the figure.

As may be seen from FIG. 6, when the layout of the adjacent memory cells are reversed, or turned over relative to the layout of the certain memory cell with respect to both the x-axis direction an the y-axis direction, when arranging the memory cells in an array, that is, in a form of a memory cell array, it is possible to use the sources/drains and a bulk layer of substrate contacts in common among the memory cells. The bulk layer refers to a stacked structure from a substrate to a layer under a first metal layer which will be described later. In addition, by reversing the layout of the adjacent memory cells relative to the layout of the certain memory cell with respect to both the x-axis direction and the y-axis direction, it is also possible to use power lines such as the power lines VDD and VSS, and signal lines such as the word lines WLA and WLB, the bit lines BLA and BLB, XBLA and XBLB in common among the memory cells.

In other words, the gate polysilicon layers of all of the transistors forming the memory cells are arranged to extend in the same direction In addition, the sources/drains of the transistors connected to all of the bit lines are arranged to be used in common among the certain memory cell and the adjacent memory cells located above and below in the plan view. Moreover, the sources/drains of the transistors on the power supply side and the substrate contacts are used in common among the memory cells. Furthermore, the substrate contacts are used in common among the certain memory cell and the adjacent memory cells located on the right and left.

FIG. 7 is a diagram showing the layout shown in FIG. 6 in a simplified manner. FIG. 8 is a diagram for explaining various symbols used to indicate a source/drain contact region, a gate contact region, and a normal position of the memory cell in the layout shown in FIG. 7. As may be seen from FIG. 7, the effect of reducing the area occupied by the memory cells becomes more notable as the number of memory cells in the memory cell array increases.

In FIG. 6, it is assumed for the sake of convenience that the area of each memory cell is the area within each cell frame. However, a region actually occupied by each memory extends slightly to the outer side of each cell frame. Hence, in units of the cell region which is actually occupied by each memory cell, the cell regions actually occupied by each of the memory cells overlap among the mutually adjacent cell regions according to the layout of the memory cells shown in FIG. 6. Consequently, it is actually possible to further reduce the area of each memory cell by an amount corresponding to the overlap of the cell regions of the adjacent memory cells.

FIG. 9 is a diagram showing a layout of a memory cell of a second embodiment of the semiconductor memory device according to the present invention. FIG. 10 is a diagram showing various symbols used to indicate a gate polysilicon layer, a gate contact layer, a source/drain contact region, a source/drain region, a well contact region, a cell frame, a P-type well region, an N-type well region, and a first metal layer of the layout shown in FIG. 9. In addition, FIG. 11 is a diagram showing a layout of power lines in this embodiment. FIG. 12 is a diagram showing various symbols used to indicate a second metal layer, a third metal layer, a first via hole, a second via hole, and a stacked via hole region in the layout shown in FIG. 11. In this embodiment, the present invention is also applied to a 1RW/1R RAM. The illustration of the circuit diagram of the memory cell of the 1RW/1R RAM will be omitted since the circuit diagram is the same as that of the conventional memory cell shown in FIG. 1. In FIG. 9, those parts which are the same as those corresponding parts in FIG. 4 are designated by the same reference numerals, and a description thereof will be omitted.

As may be seen from FIGS. 9 and 11, similarly to the power line VSS which is arranged between the bit lines BLA and BLB in the same wiring layer (wiring level of the third metal layer), the power lines VDD and VSS are arranged between the word lines WLA and WLB in the same wiring layer (wiring level of the second metal layer). In other words, by arranging the power line so as to be sandwiched between the signal lines in the same wiring layer, it is possible to reduce the coupling capacitance generated between the signal lines, and to prevent generation of noise and inversion (transformation) of data. As a result, it is possible to reduce the coupling capacitance between ports of the 1RW/1R RAM which is a multi-port RAM, and accordingly, prevent interference between the ports.

In the embodiments described above, the present invention is applied to the 1RW/1R RAM. However, the application of the present invention is not limited to the 1RW/1R RAM, and the present invention is similarly applicable to various other kinds of semiconductor memory devices.

Further, the present invention is not limited to these embodiments, but various variations and modifications may be made without departing from the scope of the present invention.

Claims (19)

1. A semiconductor memory device comprising:
a memory cell formed by a plurality of transistors, gate wiring layers of all of the transistors forming said memory cell being arranged to extend in one direction, wherein: of the transistors forming said memory cell, first transistors which are coupled to word lines are arranged on an outer side of second transistors which are coupled to a power supply, within the memory cell, and
the gate wiring layers of at least two of said second transistors which are coupled to the power supply are connected to each other,
a plurality of power lines, a first one of which running within the memory cell, two word lines running on both sides of the first power line,
a second power line intersecting the first power line,
and two bit line pairs running on both sides of the second power line; and
wherein a plurality of memory cells are arranged in an array, an adjacent memory cell is arranged adjacent to a certain memory cell, and a source/drain of the transistor, forming said adjacent memory cell and a bulk layer of a substrate contact are used in common by reversing a layout of said certain cell with respect to both an x-axis direction and a y-axis direction.
2. The semiconductor memory device as claimed in claim 1, wherein: of said second transistors, a source/drain of a second transistor coupled to the power supply and a substrate contact of the power supply are used in common.
3. The semiconductor memory device as claimed in claim 1, wherein: of said second transistors, a source/drain of a second transistor coupled to another power supply which is different from said power supply and a substrate contact of the other power supply are used in common.
4. The semiconductor memory device as claimed in claim 3, wherein said first transistors and said second transistors which are coupled to said power supply are made of N-channel MOS transistors, and said second transistor which is coupled to said other power supply is made of a P-channel MOS transistor.
5. The semiconductor memory device as claimed in claim 1, which further comprises:
signal lines including word lines; and
wherein said power lines are arranged between said signal lines in a single wiring layer.
6. A semiconductor memory device comprising:
a memory cell formed by a plurality of transistors,
gate wiring layers of all of the transistors forming said memory cell being arranged to extend in one direction, wherein: of the transistors forming said memory cell, first transistors which are coupled to word lines are arranged on an outer side of second transistors which are coupled to a power supply, within the memory cell,
the gate wiring layers of at least two of said second transistors which are coupled to the power supply are connected to each other,
a plurality of power lines, a first one of which running within the memory cell,
a plurality of signal lines,
two word lines running on both sides of the first power line,
a second power line intersecting the first power line,
two bit line pairs running on both sides of the second power lines;
a plurality of memory cells being arranged in an array, and
an adjacent memory cell being arranged adjacent to a certain memory cell,
said power lines and said signal lines with respect to said adjacent memory cell are used in common with said certain memory cell by reversing a layout of said certain memory cell with respect to both an x-axis direction and a y-axis direction.
7. The semiconductor memory device as claimed in claim 1, wherein said plurality of memory cells arranged in an array, said adjacent memory cell arranged adjacent to a certain memory cell, and said source/drain of the transistors forming said adjacent memory cell and said bulk layer of a substrate contact are used in common on all four adjacent sides by reversing a layout of said certain cell with respect to both an x-axis direction and a y-axis direction.
8. The semiconductor memory device as claimed in claim 1, wherein
said plurality of memory cells arranged in an array,
said adjacent memory cell arranged adjacent to a certain memory cell, and
said power lines with respect to said adjacent memory cell are used in common with said certain memory cell by reversing a layout of said certain memory cell with respect to an x-axis direction.
9. The semiconductor memory device as claimed in claim 6, wherein: of said second transistors, a source/drain of a second transistor coupled to the power supply and a substrate contact of the power supply are used in common.
10. The semiconductor memory device as claimed in claim 6, wherein: of said second transistors, a source/drain of a second transistor coupled to another power supply which is different from said power supply and a substrate contact of the other power supply are used in common.
11. The semiconductor memory device as claimed in claim 10, wherein said first transistors and said second transistors which are coupled to said power supply are made of N-channel MOS transistors, and said second transistor which is coupled to said other power supply is made of a P-channel MOS transistor.
12. The semiconductor memory device as claimed in claim 6, wherein
said signal lines include word lines; and
said power lines are arranged between said signal lines in a single wiring layer.
13. The semiconductor memory device as claimed in claim 6, wherein said plurality of memory cells arranged in an array, said adjacent memory cell arranged adjacent to a certain memory cell, and a source/drain of the transistor forming said adjacent memory cell and a bulk layer of a substrate contact are used in common on all four adjacent sides by reversing a layout of said certain cell with respect to both an x-axis direction and a y-axis direction.
14. The semiconductor memory device as claimed in claim 6, wherein said plurality of memory cells arranged in an array,
said adjacent memory cell arranged adjacent to a certain memory cell, and
said power lines with respect to said adjacent memory cell are used in common with said certain memory cell by reversing a layout of said certain memory cell with respect to an x-axis direction.
15. A semiconductor device comprising:
a plurality of SRAM memory cells each formed by first and second P-channel transistors and first through fourth N-channel transistors;
first and second bit lines;
a word line;
first and second power lines;
a first wiring layer forming a gate of the first P-channel transistor and a gate of the first N-channel transistor;
a second wiring layer forming a gate of the second P-channel transistor and a gate of the second N-channel transistor;
a third wiring layer forming a gate of the third N-channel transistor that is coupled to the word line; and
a fourth wiring layer forming a gate of the fourth N-channel transistor that is coupled to the word line,
said first through fourth wiring layers extending linearly and in parallel along an x-axis direction,
each of the first and second P-channel transistors having a source/drain with a first contact that couples to the first power line;
each of the first and second N-channel transistors having a source/drain with a second contact that couples to the second power line,
the third N-channel transistor having a source/drain with a third contact that couples to the first bit line,
the fourth N-channel transistor having a source/drain with a fourth contact that couples to the second bit line,
said first through fourth contacts being used in common by adjacent memory cells,
each of the first and second power lines being arranged between the first and second bit lines such that the first and second power lines and the first and second bit lines are mutually parallel,
said word line being disposed above the first through fourth wiring layers and extending in the x-axis direction,
each of the first and second power lines and the first and second bit lines being disposed above the word line and extending in a y-axis direction that is perpendicular to the x-axis direction,
the adjacent memory cells having layouts that are reversed in the x-axis direction or the y-axis direction.
16. A semiconductor device comprising:
a plurality of SRAM memory cells each formed by first and second P-channel transistors and first through fourth N-channel transistors;
first and second bit lines;
a word line;
first and second power lines;
a first wiring layer forming a gate of the first P-channel transistor and a gate of the first N-channel transistor;
a second wiring layer forming a gate of the second P-channel transistor and a gate of the second N-channel transistor;
a third wiring layer forming a gate of the third N-channel transistor; and
a fourth wiring layer forming a gate of the fourth N-channel transistor,
said first through fourth wiring layers extending linearly and in parallel along an x-axis direction,
said third and fourth wiring layers being coupled to the word line,
each of the first and second P-channel transistors having a source/drain with a first contact that couples to the first power line;
each of the first and second N-channel transistors having a source/drain with a second contact that couples to the second power line,
the third N-channel transistor having a source/drain with a third contact that couples to the first bit line,
the fourth N-channel transistor having a source/drain with a fourth contact that couples to the second bit line,
said first through fourth contacts being used in common by adjacent memory cells,
each of the first and second power lines being arranged between the first and second bit lines such that the first and second power lines and the first and second bit lines are mutually parallel,
said word line being disposed above the first through fourth wiring layers and extending in the x-axis direction,
each of the first and second power lines and the first and second bit lines being disposed above the word line and extending in a y-axis direction that is perpendicular to the x-axis direction,
the adjacent memory cells having layouts that are reversed in the x-axis direction or the y-axis direction.
17. A semiconductor device comprising:
a plurality of SRAM memory cells each formed by first and second P-channel transistors and first through fourth N-channel transistors;
first and second bit lines;
a word line;
first and second power lines;
a first wiring layer forming a gate of the first P-channel transistor and a gate of the first N-channel transistor;
a second wiring layer forming a gate of the second P-channel transistor and a gate of the second N-channel transistor;
a third wiring layer forming a gate of the third N-channel transistor; and
a fourth wiring layer forming a gate of the fourth N-channel transistor,
said first through fourth wiring layers extending linearly and in parallel along an x-axis direction,
said third and fourth wiring layers being extending linearly to adjacent memory cells that are adjacent to each other along the x-axis direction and being used in common by the adjacent memory cells that are adjacent to each other along the x-axis direction,
said third N-channel transistor having a source/drain which is used in common as a first bit line contact by adjacent memory cells that are adjacent to each other along a y-axis direction that is perpendicular to the x-axis direction,
said fourth N-channel transistor having a source/drain which is used in common as a second bit line contact by the adjacent memory cells that are adjacent to each other along the y-axis direction,
said third and fourth wiring layers being coupled to word line,
each of the first and second power lines being arranged between the first and second bit lines such that the first and second power lines and the first and second bit lines are mutually parallel,
said word line being disposed above the first through fourth wiring layers and extending in the x-axis direction,
each of the first and second power lines and the first and second bit lines being disposed above the word line and extending in the y-axis direction,
the adjacent memory cells having layouts that are reversed in the x-axis direction or the y-axis direction.
18. The semiconductor device as claimed in claim 17, wherein each of the first and second P-channel transistors has a source/drain with a first contact that couples to the first power line, and each of the first and second N-channel transistors has a source/drain with a second contact that couples to the second power line.
19. The semiconductor device as claimed in claim 18, wherein each of the first and second contacts is used in common by adjacent memory cells.
US12/078,739 1998-10-27 2008-04-04 Semiconductor memory device Active USRE41963E1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP30588898A JP3852729B2 (en) 1998-10-27 1998-10-27 A semiconductor memory device
JP10-305888 1998-10-27
US09/398,012 US6469328B2 (en) 1998-10-27 1999-09-17 Semiconductor memory device
US96881999A true 1999-10-20 1999-10-20
US12/078,739 USRE41963E1 (en) 1998-10-27 2008-04-04 Semiconductor memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/078,739 USRE41963E1 (en) 1998-10-27 2008-04-04 Semiconductor memory device

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US09/398,012 Reissue US6469328B2 (en) 1998-10-27 1999-09-17 Semiconductor memory device
US10968819 Division 2004-10-20

Publications (2)

Publication Number Publication Date
US20080315259A1 US20080315259A1 (en) 2008-12-25
USRE41963E1 true USRE41963E1 (en) 2010-11-30

Family

ID=17950527

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/398,012 Active US6469328B2 (en) 1998-10-27 1999-09-17 Semiconductor memory device
US12/078,739 Active USRE41963E1 (en) 1998-10-27 2008-04-04 Semiconductor memory device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/398,012 Active US6469328B2 (en) 1998-10-27 1999-09-17 Semiconductor memory device

Country Status (3)

Country Link
US (2) US6469328B2 (en)
EP (1) EP0997948A3 (en)
JP (1) JP3852729B2 (en)

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5966317A (en) * 1999-02-10 1999-10-12 Lucent Technologies Inc. Shielded bitlines for static RAMs
JP4674386B2 (en) * 1999-02-17 2011-04-20 ソニー株式会社 A semiconductor memory device
JP4885365B2 (en) * 2000-05-16 2012-02-29 ルネサスエレクトロニクス株式会社 Semiconductor device
JP5420582B2 (en) * 2000-05-16 2014-02-19 ルネサスエレクトロニクス株式会社 Semiconductor device
JP2002373946A (en) * 2001-06-13 2002-12-26 Mitsubishi Electric Corp Static semiconductor memory
JP2003133417A (en) * 2001-10-26 2003-05-09 Matsushita Electric Ind Co Ltd Semiconductor integrated circuit device and its designing method
JP4278338B2 (en) * 2002-04-01 2009-06-10 株式会社ルネサステクノロジ A semiconductor memory device
JP4005468B2 (en) 2002-09-30 2007-11-07 富士通株式会社 Placement method and a semiconductor memory device of the memory cell
US20050167733A1 (en) * 2004-02-02 2005-08-04 Advanced Micro Devices, Inc. Memory device and method of manufacture
JP4098746B2 (en) * 2004-04-16 2008-06-11 株式会社東芝 Semiconductor device
US7349266B2 (en) * 2004-06-10 2008-03-25 Freescale Semiconductor, Inc. Memory device with a data hold latch
JPWO2007063990A1 (en) * 2005-12-02 2009-05-07 日本電気株式会社 Semiconductor device and manufacturing method thereof
JPWO2007091541A1 (en) * 2006-02-08 2009-07-02 株式会社ルネサステクノロジ A semiconductor memory device
US9035359B2 (en) 2006-03-09 2015-05-19 Tela Innovations, Inc. Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods
US8247846B2 (en) 2006-03-09 2012-08-21 Tela Innovations, Inc. Oversized contacts and vias in semiconductor chip defined by linearly constrained topology
US9009641B2 (en) 2006-03-09 2015-04-14 Tela Innovations, Inc. Circuits with linear finfet structures
US8658542B2 (en) 2006-03-09 2014-02-25 Tela Innovations, Inc. Coarse grid design methods and structures
US8245180B2 (en) 2006-03-09 2012-08-14 Tela Innovations, Inc. Methods for defining and using co-optimized nanopatterns for integrated circuit design and apparatus implementing same
US8448102B2 (en) 2006-03-09 2013-05-21 Tela Innovations, Inc. Optimizing layout of irregular structures in regular layout context
US7446352B2 (en) 2006-03-09 2008-11-04 Tela Innovations, Inc. Dynamic array architecture
US9230910B2 (en) 2006-03-09 2016-01-05 Tela Innovations, Inc. Oversized contacts and vias in layout defined by linearly constrained topology
US8839175B2 (en) 2006-03-09 2014-09-16 Tela Innovations, Inc. Scalable meta-data objects
US8653857B2 (en) 2006-03-09 2014-02-18 Tela Innovations, Inc. Circuitry and layouts for XOR and XNOR logic
JP4868934B2 (en) 2006-05-11 2012-02-01 ルネサスエレクトロニクス株式会社 A semiconductor memory device
US8286107B2 (en) 2007-02-20 2012-10-09 Tela Innovations, Inc. Methods and systems for process compensation technique acceleration
US8667443B2 (en) 2007-03-05 2014-03-04 Tela Innovations, Inc. Integrated circuit cell library for multiple patterning
SG10201608214SA (en) 2008-07-16 2016-11-29 Tela Innovations Inc Methods for cell phasing and placement in dynamic array architecture and implementation of the same
US7908578B2 (en) 2007-08-02 2011-03-15 Tela Innovations, Inc. Methods for designing semiconductor device with dynamic array section
JP5362198B2 (en) * 2007-08-31 2013-12-11 ルネサスエレクトロニクス株式会社 Semiconductor device
US7763534B2 (en) 2007-10-26 2010-07-27 Tela Innovations, Inc. Methods, structures and designs for self-aligning local interconnects used in integrated circuits
JP4846702B2 (en) * 2007-12-10 2011-12-28 ルネサスエレクトロニクス株式会社 A semiconductor memory device
US8541879B2 (en) 2007-12-13 2013-09-24 Tela Innovations, Inc. Super-self-aligned contacts and method for making the same
US8453094B2 (en) 2008-01-31 2013-05-28 Tela Innovations, Inc. Enforcement of semiconductor structure regularity for localized transistors and interconnect
US7956421B2 (en) 2008-03-13 2011-06-07 Tela Innovations, Inc. Cross-coupled transistor layouts in restricted gate level layout architecture
US7939443B2 (en) 2008-03-27 2011-05-10 Tela Innovations, Inc. Methods for multi-wire routing and apparatus implementing same
US9122832B2 (en) 2008-08-01 2015-09-01 Tela Innovations, Inc. Methods for controlling microloading variation in semiconductor wafer layout and fabrication
US9563733B2 (en) 2009-05-06 2017-02-07 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures
US8661392B2 (en) 2009-10-13 2014-02-25 Tela Innovations, Inc. Methods for cell boundary encroachment and layouts implementing the Same
US9159627B2 (en) 2010-11-12 2015-10-13 Tela Innovations, Inc. Methods for linewidth modification and apparatus implementing the same
JP5639706B2 (en) * 2013-12-24 2014-12-10 ルネサスエレクトロニクス株式会社 Semiconductor device
US9876017B2 (en) 2014-12-03 2018-01-23 Qualcomm Incorporated Static random access memory (SRAM) bit cells with wordline landing pads split across boundary edges of the SRAM bit cells
US9806083B2 (en) 2014-12-03 2017-10-31 Qualcomm Incorporated Static random access memory (SRAM) bit cells with wordlines on separate metal layers for increased performance, and related methods
KR20160080938A (en) 2014-12-30 2016-07-08 삼성전자주식회사 Dual-port sram devices and methods of manufacturing the same

Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02209771A (en) 1988-10-07 1990-08-21 Kawasaki Steel Corp Semiconductor integrated circuit
US5072286A (en) 1989-09-28 1991-12-10 Hitachi, Ltd. Semiconductor memory device having memory cells including IG FETs in a symmetrical arrangement
JPH0460991A (en) 1990-06-25 1992-02-26 Nec Corp Semiconductor static memory
US5097440A (en) 1988-12-06 1992-03-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device comprising a plurality of memory arrays with improved peripheral circuit location and interconnection arrangement
JPH04170069A (en) 1990-11-02 1992-06-17 Hitachi Ltd Semiconductor memory device
US5124774A (en) 1990-01-12 1992-06-23 Paradigm Technology, Inc. Compact SRAM cell layout
JPH04351790A (en) 1991-05-28 1992-12-07 Hitachi Ltd Multiport memory
EP0578915A2 (en) 1992-07-16 1994-01-19 Hewlett-Packard Company Two-port ram cell
JPH06302785A (en) 1993-02-19 1994-10-28 Hitachi Ltd Semiconductor integrated circuit device and manufacture thereof
JPH06310688A (en) 1993-04-20 1994-11-04 Hitachi Ltd Semiconductor integrated circuit device
JPH0786436A (en) 1993-09-10 1995-03-31 Fujitsu Ltd Static ram
JPH07130877A (en) 1993-11-05 1995-05-19 Sony Corp Complete cmos type static memory cell
US5422840A (en) 1991-11-12 1995-06-06 Sony Corporation SRAM cell and array thereof
US5436506A (en) 1992-10-12 1995-07-25 Samsung Electronics Co., Ltd. Semiconductor memory device and the manufacturing method thereof
US5654915A (en) 1993-08-19 1997-08-05 Cypress Semiconductor Corp. 6-bulk transistor static memory cell using split wordline architecture
US5654572A (en) 1994-10-28 1997-08-05 Nkk Corporation Static random access memory device
US5677887A (en) 1992-09-10 1997-10-14 Hitachi, Ltd. Semiconductor memory device having a large storage capacity and a high speed operation
JPH09270468A (en) 1996-03-29 1997-10-14 Fujitsu Ltd Cmos type srram cell and semiconductor device using it
JPH10106269A (en) 1996-08-06 1998-04-24 Hitachi Ltd Semiconductor memory, semiconductor device, data-processing device, and computer system
JPH10125803A (en) 1996-08-30 1998-05-15 Toshiba Corp Semiconductor memory device
US5805494A (en) 1997-04-30 1998-09-08 International Business Machines Corporation Trench capacitor structures
US5841153A (en) 1993-12-16 1998-11-24 Mitsubishi Denkikabushiki Kaisha SRAM semiconductor device
US5880503A (en) 1996-08-07 1999-03-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device having static memory cell with CMOS structure
US5930163A (en) 1996-12-19 1999-07-27 Kabushiki Kaisha Toshiba Semiconductor memory device having two P-well layout structure
US5965922A (en) 1996-08-30 1999-10-12 Kabushiki Kaisha Toshiba Semiconductor memory device composed of half cells
US5977597A (en) 1997-03-10 1999-11-02 Mitsubishi Denki Kabushiki Kaisha Layout structure of semiconductor memory with cells positioned in translated relation in first and second directions
US6005296A (en) 1997-05-30 1999-12-21 Stmicroelectronics, Inc. Layout for SRAM structure
US6147385A (en) 1997-12-23 2000-11-14 Samsung Electronics Co., Ltd. CMOS static random access memory devices
US6160298A (en) 1996-07-15 2000-12-12 Nec Corporation Full CMOS SRAM cell comprising Vcc and Vss buses on both sides of each of complementary data lines on a single level
US6239500B1 (en) 1999-02-05 2001-05-29 Fujitsu Limited Semiconductor device with common bit contact area
US6274895B1 (en) 1998-08-28 2001-08-14 Hitachi, Ltd Semiconductor integrated circuit device

Patent Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02209771A (en) 1988-10-07 1990-08-21 Kawasaki Steel Corp Semiconductor integrated circuit
US5097440A (en) 1988-12-06 1992-03-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device comprising a plurality of memory arrays with improved peripheral circuit location and interconnection arrangement
US5072286A (en) 1989-09-28 1991-12-10 Hitachi, Ltd. Semiconductor memory device having memory cells including IG FETs in a symmetrical arrangement
US5124774A (en) 1990-01-12 1992-06-23 Paradigm Technology, Inc. Compact SRAM cell layout
JPH0460991A (en) 1990-06-25 1992-02-26 Nec Corp Semiconductor static memory
JPH04170069A (en) 1990-11-02 1992-06-17 Hitachi Ltd Semiconductor memory device
JPH04351790A (en) 1991-05-28 1992-12-07 Hitachi Ltd Multiport memory
US5422840A (en) 1991-11-12 1995-06-06 Sony Corporation SRAM cell and array thereof
EP0578915A2 (en) 1992-07-16 1994-01-19 Hewlett-Packard Company Two-port ram cell
US5677887A (en) 1992-09-10 1997-10-14 Hitachi, Ltd. Semiconductor memory device having a large storage capacity and a high speed operation
US5436506A (en) 1992-10-12 1995-07-25 Samsung Electronics Co., Ltd. Semiconductor memory device and the manufacturing method thereof
JPH06302785A (en) 1993-02-19 1994-10-28 Hitachi Ltd Semiconductor integrated circuit device and manufacture thereof
JPH06310688A (en) 1993-04-20 1994-11-04 Hitachi Ltd Semiconductor integrated circuit device
US5654915A (en) 1993-08-19 1997-08-05 Cypress Semiconductor Corp. 6-bulk transistor static memory cell using split wordline architecture
JPH0786436A (en) 1993-09-10 1995-03-31 Fujitsu Ltd Static ram
JPH07130877A (en) 1993-11-05 1995-05-19 Sony Corp Complete cmos type static memory cell
US5841153A (en) 1993-12-16 1998-11-24 Mitsubishi Denkikabushiki Kaisha SRAM semiconductor device
US5654572A (en) 1994-10-28 1997-08-05 Nkk Corporation Static random access memory device
JPH09270468A (en) 1996-03-29 1997-10-14 Fujitsu Ltd Cmos type srram cell and semiconductor device using it
US5744844A (en) 1996-03-29 1998-04-28 Fujitsu Limited CMOS SRAM cell
US6160298A (en) 1996-07-15 2000-12-12 Nec Corporation Full CMOS SRAM cell comprising Vcc and Vss buses on both sides of each of complementary data lines on a single level
US6091629A (en) 1996-08-06 2000-07-18 Hitachi, Ltd. High speed semiconductor memory apparatus including circuitry to increase writing and reading speed
JPH10106269A (en) 1996-08-06 1998-04-24 Hitachi Ltd Semiconductor memory, semiconductor device, data-processing device, and computer system
US5880503A (en) 1996-08-07 1999-03-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device having static memory cell with CMOS structure
US5965922A (en) 1996-08-30 1999-10-12 Kabushiki Kaisha Toshiba Semiconductor memory device composed of half cells
JPH10125803A (en) 1996-08-30 1998-05-15 Toshiba Corp Semiconductor memory device
US5930163A (en) 1996-12-19 1999-07-27 Kabushiki Kaisha Toshiba Semiconductor memory device having two P-well layout structure
US5977597A (en) 1997-03-10 1999-11-02 Mitsubishi Denki Kabushiki Kaisha Layout structure of semiconductor memory with cells positioned in translated relation in first and second directions
US5805494A (en) 1997-04-30 1998-09-08 International Business Machines Corporation Trench capacitor structures
US6005296A (en) 1997-05-30 1999-12-21 Stmicroelectronics, Inc. Layout for SRAM structure
US6147385A (en) 1997-12-23 2000-11-14 Samsung Electronics Co., Ltd. CMOS static random access memory devices
US6274895B1 (en) 1998-08-28 2001-08-14 Hitachi, Ltd Semiconductor integrated circuit device
US6239500B1 (en) 1999-02-05 2001-05-29 Fujitsu Limited Semiconductor device with common bit contact area

Also Published As

Publication number Publication date
US20010050380A1 (en) 2001-12-13
US6469328B2 (en) 2002-10-22
JP3852729B2 (en) 2006-12-06
EP0997948A3 (en) 2005-01-19
US20080315259A1 (en) 2008-12-25
EP0997948A2 (en) 2000-05-03
JP2000133724A (en) 2000-05-12

Similar Documents

Publication Publication Date Title
US6246629B1 (en) Semiconductor IC device having a memory and a logic circuit implemented with a single chip
US6577523B2 (en) Reduced area sense amplifier isolation layout in a dynamic RAM architecture
US6288925B1 (en) System with meshed power and signal buses on cell array
KR101547445B1 (en) Sram cells and arrays
US7365432B2 (en) Memory cell structure
KR100634183B1 (en) Method to improve cache capacity of soi and bulk
JP4353393B2 (en) The semiconductor integrated circuit device
CN1300851C (en) Semiconductor memory device with signal distributive circuits formed above memory unit
US5292678A (en) Forming a bit line configuration for semiconductor memory
US5744844A (en) CMOS SRAM cell
KR100522631B1 (en) Semiconductor memory device
US6359804B2 (en) Static semiconductor memory cell formed in an n-well and p-well
US7723806B2 (en) Memory cells and semiconductor memory device using the same
Taguchi et al. A 40-ns 64-Mb DRAM with 64-b parallel data bus architecture
US7236396B2 (en) Area efficient implementation of small blocks in an SRAM array
US8178909B2 (en) Integrated circuit cell architecture configurable for memory or logic elements
JP3523762B2 (en) A semiconductor memory device
US8174868B2 (en) Embedded SRAM structure and chip
US7995377B2 (en) Semiconductor memory device
CN100336226C (en) Semiconductor device
US6636075B2 (en) Semiconductor integrated circuit and its fabrication method
KR101385719B1 (en) Methods and apparatus for finfet sram cells
US6649456B1 (en) SRAM cell design for soft error rate immunity
US6417549B1 (en) Static random access memory device and method for manufacturing the same
US6627960B2 (en) Semiconductor data storage apparatus

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021977/0219

Effective date: 20081104

Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021977/0219

Effective date: 20081104

AS Assignment

Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024658/0311

Effective date: 20100401

AS Assignment

Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S ADDRESS PREVIOUSLY RECORDED ON REEL 024658 FRAME 0311. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024943/0851

Effective date: 20100401

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN

Free format text: CHANGE OF ADDRESS;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:041188/0401

Effective date: 20160909