US20080194183A1 - Planarization polishing method and method for manufacturing semiconductor device - Google Patents
Planarization polishing method and method for manufacturing semiconductor device Download PDFInfo
- Publication number
- US20080194183A1 US20080194183A1 US12/010,922 US1092208A US2008194183A1 US 20080194183 A1 US20080194183 A1 US 20080194183A1 US 1092208 A US1092208 A US 1092208A US 2008194183 A1 US2008194183 A1 US 2008194183A1
- Authority
- US
- United States
- Prior art keywords
- polishing
- surfactant
- planarization
- slurry
- oxide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000005498 polishing Methods 0.000 title claims abstract description 159
- 238000000034 method Methods 0.000 title claims abstract description 81
- 239000004065 semiconductor Substances 0.000 title claims description 48
- 238000004519 manufacturing process Methods 0.000 title claims description 23
- 239000004094 surface-active agent Substances 0.000 claims abstract description 73
- 239000002002 slurry Substances 0.000 claims abstract description 57
- 238000000576 coating method Methods 0.000 claims abstract description 37
- 239000011248 coating agent Substances 0.000 claims abstract description 36
- 239000006061 abrasive grain Substances 0.000 claims abstract description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 38
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 30
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 30
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 24
- CETPSERCERDGAM-UHFFFAOYSA-N ceric oxide Chemical compound O=[Ce]=O CETPSERCERDGAM-UHFFFAOYSA-N 0.000 claims description 23
- 229910000422 cerium(IV) oxide Inorganic materials 0.000 claims description 23
- 230000015572 biosynthetic process Effects 0.000 claims description 14
- 239000000758 substrate Substances 0.000 claims description 12
- 238000002955 isolation Methods 0.000 claims description 9
- 239000002245 particle Substances 0.000 claims description 5
- 150000004767 nitrides Chemical class 0.000 claims 1
- 239000000126 substance Substances 0.000 description 14
- -1 alkylbenzene sulfonate Chemical class 0.000 description 10
- 239000000463 material Substances 0.000 description 10
- 239000007788 liquid Substances 0.000 description 7
- 239000000377 silicon dioxide Substances 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 239000000654 additive Substances 0.000 description 5
- 230000000996 additive effect Effects 0.000 description 5
- 229910000420 cerium oxide Inorganic materials 0.000 description 5
- 239000003795 chemical substances by application Substances 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 description 5
- 238000006116 polymerization reaction Methods 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 239000002775 capsule Substances 0.000 description 4
- 238000005538 encapsulation Methods 0.000 description 4
- VCJMYUPGQJHHFU-UHFFFAOYSA-N iron(3+);trinitrate Chemical compound [Fe+3].[O-][N+]([O-])=O.[O-][N+]([O-])=O.[O-][N+]([O-])=O VCJMYUPGQJHHFU-UHFFFAOYSA-N 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 238000012695 Interfacial polymerization Methods 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000005354 coacervation Methods 0.000 description 3
- 235000014113 dietary fatty acids Nutrition 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 239000000194 fatty acid Substances 0.000 description 3
- 229930195729 fatty acid Natural products 0.000 description 3
- 238000011065 in-situ storage Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 239000000243 solution Substances 0.000 description 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 150000003863 ammonium salts Chemical class 0.000 description 2
- 239000007864 aqueous solution Substances 0.000 description 2
- 239000002612 dispersion medium Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 238000010297 mechanical methods and process Methods 0.000 description 2
- 239000000178 monomer Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 238000011197 physicochemical method Methods 0.000 description 2
- 229920000058 polyacrylate Polymers 0.000 description 2
- 238000001556 precipitation Methods 0.000 description 2
- 238000001694 spray drying Methods 0.000 description 2
- 108010010803 Gelatin Proteins 0.000 description 1
- 229920000877 Melamine resin Polymers 0.000 description 1
- 239000004640 Melamine resin Substances 0.000 description 1
- 229910019142 PO4 Inorganic materials 0.000 description 1
- 229920003171 Poly (ethylene oxide) Polymers 0.000 description 1
- 229920002396 Polyurea Polymers 0.000 description 1
- 239000004372 Polyvinyl alcohol Substances 0.000 description 1
- 229920001807 Urea-formaldehyde Polymers 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000002776 aggregation Effects 0.000 description 1
- 238000004220 aggregation Methods 0.000 description 1
- 150000005215 alkyl ethers Chemical class 0.000 description 1
- 150000008051 alkyl sulfates Chemical class 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 150000001413 amino acids Chemical class 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005345 coagulation Methods 0.000 description 1
- 230000015271 coagulation Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000007580 dry-mixing Methods 0.000 description 1
- 239000000839 emulsion Substances 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000011066 ex-situ storage Methods 0.000 description 1
- 150000004665 fatty acids Chemical class 0.000 description 1
- 229920000159 gelatin Polymers 0.000 description 1
- 239000008273 gelatin Substances 0.000 description 1
- 235000019322 gelatine Nutrition 0.000 description 1
- 235000011852 gelatine desserts Nutrition 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000002609 medium Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000010452 phosphate Substances 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 229920006122 polyamide resin Polymers 0.000 description 1
- 229920005668 polycarbonate resin Polymers 0.000 description 1
- 239000004431 polycarbonate resin Substances 0.000 description 1
- 229920005646 polycarboxylate Polymers 0.000 description 1
- 229920001225 polyester resin Polymers 0.000 description 1
- 239000004645 polyester resin Substances 0.000 description 1
- 229920013716 polyethylene resin Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 229920005990 polystyrene resin Polymers 0.000 description 1
- 229920005749 polyurethane resin Polymers 0.000 description 1
- 229920002451 polyvinyl alcohol Polymers 0.000 description 1
- XAEFZNCEHLXOMS-UHFFFAOYSA-M potassium benzoate Chemical compound [K+].[O-]C(=O)C1=CC=CC=C1 XAEFZNCEHLXOMS-UHFFFAOYSA-M 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
- C09G—POLISHING COMPOSITIONS; SKI WAXES
- C09G1/00—Polishing compositions
- C09G1/02—Polishing compositions containing abrasives or grinding agents
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02G—INSTALLATION OF ELECTRIC CABLES OR LINES, OR OF COMBINED OPTICAL AND ELECTRIC CABLES OR LINES
- H02G3/00—Installations of electric cables or lines or protective tubing therefor in or on buildings, equivalent structures or vehicles
- H02G3/02—Details
- H02G3/04—Protective tubing or conduits, e.g. cable ladders or cable troughs
- H02G3/0456—Ladders or other supports
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B24—GRINDING; POLISHING
- B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
- B24B37/00—Lapping machines or devices; Accessories
- B24B37/04—Lapping machines or devices; Accessories designed for working plane surfaces
- B24B37/042—Lapping machines or devices; Accessories designed for working plane surfaces operating processes therefor
- B24B37/044—Lapping machines or devices; Accessories designed for working plane surfaces operating processes therefor characterised by the composition of the lapping agent
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F16—ENGINEERING ELEMENTS AND UNITS; GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVE FUNCTIONING OF MACHINES OR INSTALLATIONS; THERMAL INSULATION IN GENERAL
- F16B—DEVICES FOR FASTENING OR SECURING CONSTRUCTIONAL ELEMENTS OR MACHINE PARTS TOGETHER, e.g. NAILS, BOLTS, CIRCLIPS, CLAMPS, CLIPS OR WEDGES; JOINTS OR JOINTING
- F16B17/00—Connecting constructional elements or machine parts by a part of or on one member entering a hole in the other and involving plastic deformation
- F16B17/006—Connecting constructional elements or machine parts by a part of or on one member entering a hole in the other and involving plastic deformation of rods or tubes to sheets or plates
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F16—ENGINEERING ELEMENTS AND UNITS; GENERAL MEASURES FOR PRODUCING AND MAINTAINING EFFECTIVE FUNCTIONING OF MACHINES OR INSTALLATIONS; THERMAL INSULATION IN GENERAL
- F16B—DEVICES FOR FASTENING OR SECURING CONSTRUCTIONAL ELEMENTS OR MACHINE PARTS TOGETHER, e.g. NAILS, BOLTS, CIRCLIPS, CLAMPS, CLIPS OR WEDGES; JOINTS OR JOINTING
- F16B37/00—Nuts or like thread-engaging members
- F16B37/04—Devices for fastening nuts to surfaces, e.g. sheets, plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02G—INSTALLATION OF ELECTRIC CABLES OR LINES, OR OF COMBINED OPTICAL AND ELECTRIC CABLES OR LINES
- H02G3/00—Installations of electric cables or lines or protective tubing therefor in or on buildings, equivalent structures or vehicles
- H02G3/02—Details
- H02G3/04—Protective tubing or conduits, e.g. cable ladders or cable troughs
- H02G3/0406—Details thereof
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02G—INSTALLATION OF ELECTRIC CABLES OR LINES, OR OF COMBINED OPTICAL AND ELECTRIC CABLES OR LINES
- H02G3/00—Installations of electric cables or lines or protective tubing therefor in or on buildings, equivalent structures or vehicles
- H02G3/30—Installations of cables or lines on walls, floors or ceilings
Definitions
- the present invention contains subject matter related to Japanese Patent Application JP 2007-029798 filed in the Japan Patent Office on Feb. 8, 2007, the entire contents of which being incorporated herein by reference.
- the present invention relates to a planarization polishing method used in a semiconductor manufacturing process and a method for manufacturing a semiconductor device.
- a chemical mechanical polishing (CMP) technique is widely used as a technique for surface planarization in a step for forming shallow trench isolation (STI) regions serving as element isolation regions of the semiconductor integrated circuit.
- CMP chemical mechanical polishing
- STI regions in a semiconductor device are formed in the manner shown in FIG. 6 .
- a silicon nitride (SiN) film 2 is deposited on a surface of a silicon semiconductor substrate 1 .
- a resist mask (not shown) is formed on the silicon nitride film 2 by using a photolithography technique.
- This resist mask has a required pattern having apertures in the areas corresponding to the STI regions that are to be formed.
- the silicon nitride film 2 is patterned by dry etching through the resist mask, and trenches 3 with the required pattern are formed in the silicon substrate 1 by dry etching with use of the silicon nitride film 2 as the etching mask.
- the regions in which the silicon nitride film 2 is formed will serve as element formation regions later.
- a silicon oxide (SiO2) film 4 is buried in the trenches 3 by chemical vapor deposition (CVD). In this burying, the silicon oxide film 4 is deposited also on the substrate surface (i.e., the silicon nitride film 2 ) outside the trenches 3 .
- the silicon oxide (SiO2) film deposited on the substrate surface outside the trenches 3 is polished and removed by CMP. This forms STI regions (element isolation regions) 5 arising from the burying of the silicon oxide film 4 in the trenches 3 .
- the silicon nitride film 2 is removed, followed by formation of required semiconductor elements in the areas from which the silicon nitride film 2 has been removed.
- Recent enhancement in the integration degree of semiconductor elements requires CMP treatment for the formation of the STI regions 5 (so-called STI-CMP process) to have higher planarization performance.
- silica-based slurry which is used for polishing of an oxide film in related arts, is becoming incapable of meeting the required performance. This is due to unevenness, in the semiconductor wafer plane, of the area rate of the silicon nitride film 2 on which the silicon oxide film 4 is formed into a projection shape, i.e., the area rate of the region that will serve as the element formation region later.
- a silicon oxide film 4 a with a large-height projection shape is deposited.
- a silicon oxide film 4 b with a small-height projection shape is deposited.
- the silicon oxide film 4 in the trenches 3 around a region in which the area rate of a projection is low is excessively polished due to the selection ratio of the silicon oxide film 4 to the silicon nitride film 2 .
- This excessive polishing causes so-called dishing 6 as shown in FIG. 6E , which deteriorates the planarity.
- the planarity deterioration causes the lowering of the reliability and yield of semiconductor elements.
- a polishing method employs ceria-based slurry containing ceria (cerium oxide: CeO2) abrasive grains and an additive agent (so-called surfactant).
- ceria-based slurry containing ceria (cerium oxide: CeO2) abrasive grains and an additive agent (so-called surfactant).
- the additive agent in a projection part on a polishing-target surface, the additive agent is dislodged due to pressure concentration in the polishing and thus the polishing proceeds.
- the polishing is suppressed by the additive agent absorbed in the recess part. That is, this method is intended to selectively polish the projection part to thereby obtain a polished surface with high planarity.
- This ceria-based slurry is advantageous over the silica-based slurry not only in the planarity but also in the polishing rate and the selection ratio.
- a high-planarization polishing method employing ceria abrasive grains is disclosed in e.g. Japanese Patent Laid-open No. 2004-14624 (hereinafter refereed to as Patent Document 1).
- a CMP polishing liquid polishing slurry
- cerium oxide particles and a surfactant having selective absorbability to a silicon nitride film is used, and high-planarization polishing is carried out by using an effect of decreasing the polishing rate of a silicon nitride film due to the surfactant.
- the ceria-based slurry has also a problem of causing more scratches compared with silica-based slurry.
- the yield is problematically deteriorated.
- planarization polishing method that allows polishing based on CMP to offer higher planarity, and a method for manufacturing a semiconductor device with use of this planarization polishing method.
- a planarization polishing method for polishing a polishing-target wafer for a planarized surface.
- the method includes the step of polishing a polishing target surface into a planarized surface by using polishing slurry that contains an abrasive grain and a surfactant encapsulated through surface coating.
- the polishing-target surface is an oxide film.
- a method for manufacturing a semiconductor device includes the step of, for formation of an STI region serving as an element isolation region, polishing an oxide film deposited on a region other than a trench of a semiconductor substrate for a planarized surface by using polishing slurry that contains an abrasive grain and a surfactant encapsulated through surface coating.
- the surfactant contained in the polishing slurry is encapsulated through coating of its surface. Therefore, the surfactant is selectively supplied only to a small-height region that should be protected by the surfactant through the breaking of the capsules. In contrast, in the other region, the capsules are not broken, so that no protection effect is provided and thus the polishing proceeds. This feature allows high-planarization polishing.
- the surfactant directly acts on the polishing-target surface in linkage with the progression of polishing in the polishing-target wafer plane, and thus high-planarization polishing can be carried out.
- the surfactant directly acts on the polishing-target surface in linkage with the progression of polishing in the polishing-target wafer plane, and thus high-planarization polishing free from the influence of difference in the density of the element formation region can be carried out.
- FIG. 1 is a structural diagram showing the schematic structure of CMP apparatus used in embodiments of the present invention.
- FIG. 2 is a schematic sectional view of an encapsulated surfactant
- FIGS. 3A to 3C are manufacturing step diagrams showing a planarization polishing method and a method for manufacturing a semiconductor device with use of this polishing method according to one embodiment of the present invention
- FIGS. 4D to 4G are manufacturing step diagrams showing the planarization polishing method and the method for manufacturing a semiconductor device with use of this polishing method according to the embodiment;
- FIG. 5 is a step diagram showing a halfway state in a planarization polishing method and a method for manufacturing a semiconductor device with use of this polishing method according to another embodiment of the present invention
- FIGS. 6A to 6E are manufacturing step diagrams showing an example of a method for manufacturing a semiconductor device with use of a related-art planarization polishing method.
- FIGS. 7A and 7B are diagrams for explaining polished states in a related art.
- the embodiments are applied to manufacturing of a semiconductor device, specifically, a so-called semiconductor integrated circuit, and particularly to planarization polishing of an oxide film by CMP for formation of element isolation regions based on STI for the semiconductor integrated circuit.
- the polishing-target film is a high-density plasma SiO2 film as one example.
- FIG. 1 shows the schematic structure of general CMP apparatus used for the polishing of the embodiments.
- This CMP apparatus 21 has a platen 23 that is disposed rotatably around a rotation shaft 22 , and a polishing pad 24 is disposed on the platen 23 .
- a slurry feed pipe 26 for supplying polishing slurry 25 according to the embodiments is disposed above the polishing pad 24 .
- a polishing target that is to be subjected to planarization polishing, i.e., a semiconductor wafer 27 in the present example, is so disposed that its polishing-target surface abuts against the polishing pad 24 .
- a polishing head 28 is brought into abutting contact with the backside of the semiconductor wafer 27 with a required load.
- the polishing head 28 is so configured as to be rotated around a shaft 29 together with the semiconductor wafer 27 while applying the required load to the semiconductor wafer 27 .
- the semiconductor wafer 27 as the polishing-target wafer has a structure similar to the above-described structure shown in FIG. 6C .
- a silicon nitride (SiN) film 31 is deposited on a surface of a silicon semiconductor substrate 27 a, and a resist mask having apertures based on a required pattern is formed on the silicon nitride film 31 by using a photolithography technique.
- the silicon nitride film 31 is patterned by dry etching through this resist mask, and then trenches 32 based on the required pattern are formed in the silicon substrate 27 a by using the silicon nitride film 31 as the etching mask.
- trenches 32 are formed at the positions corresponding to STI regions serving as element isolation regions.
- a silicon oxide (SiO2) film 33 is deposited by CVD across the entire substrate surface in such a manner as to be buried in the trenches 32 .
- the semiconductor wafer 27 is formed that has projection regions 33 a and 33 b of the silicon oxide film depending on difference in the area rate of the silicon nitride film 31 , i.e., the projection region 33 a that has a high area rate and large height and the projection regions 33 b that exist near the projection region 33 a and has a low area rate and small height.
- planarization polishing method employing the CMP apparatus 21 in FIG. 1 according to one embodiment of the present invention and a method for manufacturing a semiconductor device in which the semiconductor wafer 27 is subjected to planarization polishing by using this planarization polishing method to thereby form STI regions.
- the above-described semiconductor wafer 27 is so disposed that its polishing-target surface abuts on the polishing pad 24 of the CMP apparatus 21 .
- polishing is started in such a way that the polishing slurry 25 according to the present embodiment is dropped on the polishing pad 24 from the slurry feed pipe 26 and the polishing-target surface of the semiconductor wafer 27 held by the polishing head 28 is pressed against the polishing pad 24 to thereby apply a load to the semiconductor wafer 27 as shown in FIGS. 3A and 3B .
- the polishing slurry 25 contains ceria abrasive grains (not shown) and a surfactant 36 (indicated by the white circles) that is encapsulated through coating of its surface. This surfactant has an effect of protecting the silicon oxide film 33 that is to be polished. As shown in FIG. 2 , this encapsulated surfactant 36 is formed by covering a surfactant 37 by a coating wall 35 .
- the specific slurry composition will be described later.
- the encapsulated surfactant 36 is attached to the whole of the polishing-target surface, including the projection regions 33 a and 33 b.
- the encapsulated surfactant 36 attached to the projection regions 33 a and 33 b on the polishing-target surface contacts with the polishing pad 24 and thus is pushed away by the polishing pad 24 , so that the dislodged surfactant 36 attaches to recess regions 33 c on the polishing-target surface.
- polishing of the projection regions is progressed as shown in FIG. 3C .
- the polishing for the projection regions 33 b which have a low area rate and small height, proceeds fast. Therefore, as shown in enlarged view A, pressure and shear force are applied to the encapsulated surfactant 36 existing in the vicinity of the recess regions.
- the capsules are broken by the pressure and shear force, so that the surfactant 37 (indicated by the black circles) is discharged.
- the recesses 33 c are protected by the surfactant 37 and thus the progression of polishing of the recesses 33 c is suppressed.
- the capsules are broken in linkage with the progression of the polishing of the projection region 33 a, so that the surfactant 37 works sequentially.
- planarization polishing is carried out across the entire region eventually irrespective of difference in the area rate of the silicon nitride film 31 , i.e., difference in the density of the element formation region, and the planarization polishing treatment is completed at the timing when the silicon nitride film 31 is exposed.
- a polished surface with high planarity is obtained.
- favorable STI regions 38 are formed without the occurrence of dishing.
- the silicon nitride film 31 is removed, and then required semiconductor elements are formed in the element formation regions arising from the removal of the silicon nitride film 31 , so that an intended semiconductor device is obtained.
- the planarization polishing until the silicon nitride film 31 is exposed is carried out in one time of polishing treatment. However, it is also possible to carry out it in two times of treatment.
- first polishing treatment until projection regions 33 a and 33 b of a silicon oxide film 33 on the polishing-target surface are planarized is carried out by using polishing slurry prepared by adding a capsulated surfactant to ceria-based slurry.
- polishing slurry prepared by adding a capsulated surfactant to ceria-based slurry is carried out by using polishing slurry prepared by adding a capsulated surfactant to ceria-based slurry.
- the procedure of the present embodiment leads to, through the above-described step of FIG. 4F , a step of FIG. 5 in which the silicon oxide film 33 is planarized.
- second polishing treatment until the silicon nitride film 31 is exposed is carried out, so that the high-planarization polishing for the above-described state of FIG. 4G is completed.
- This second polishing treatment may be carried out by using only polishing slurry to which no surfactant is added.
- the polishing-target surface has been already planarized and the remaining film is thin. Therefore, without a surfactant, the polishing can be completed in such a way that a polished surface having high planarity is kept (see FIG. 4G ).
- the same ceria-based slurry as that used in the first treatment may be used.
- silica-based, alumina-based, or ferric nitrate-based slurry can be used. In terms of scratches, it is desirable to complete a polished surface by using silica-based slurry in particular.
- polishing slurry containing a surfactant encapsulated through coating thereof employs polishing slurry containing a surfactant encapsulated through coating thereof.
- the required amount (2 wt %, in the present example) of the coated surfactant is added to the polishing slurry in advance, and polishing is carried out under the following condition in such a way that the polishing slurry is supplied on a polishing-target wafer via a polishing pad.
- the diameter of the ceria particles i.e., the particle diameter of cerium oxide (CeO2), can be set to 50 nm to 250 nm.
- acid ceria-based slurry is used as the polishing slurry in the present example
- silica-based slurry, alumina-based slurry, ferric nitrate-based slurry, or the like may be used instead of the ceria-based slurry.
- the additive amount of the coated surfactant be in the range of 0.1 to 10 wt %. This concentration range offers favorable polishing characteristics (planarity, polishing rate).
- the coated surfactant As a method for supplying the coated surfactant, a method is available in which the coated surfactant is mixed into the polishing slurry in advance and the resultant slurry is supplied. As another method, the coated surfactant may be supplied as an aqueous solution separately from the polishing slurry. Alternatively, a surfactant feed pipe for supplying the surfactant aqueous solution may be communicated with a slurry feed pipe for the supply of the coated surfactant.
- the material of the surfactant that is to be coated a substance having an effect of suppressing polishing of an oxide film is used.
- alkylbenzene sulfonate is used as the surfactant.
- any of the following substances may be used: a fatty acid sodium salt, alkyl sulfate, sulfate ester salt, fatty acid potassium salt, polyoxyethylene alkyl ether sulfate, fatty acid ester, a-olefin sulfonate, monoalkyl phosphate ester salt, alkane sulfonate, amino acid, polyacrylate, polyacrylate ammonium salt, polycarboxylate ammonium salt, sulfosuccinate diester salt, alkylamine hydrochloride, and alkyl ether sulfonate.
- the coating material for encapsulation a substance that can be easily treated in coating processing and will not alter the surfactant and polishing slurry is used.
- polyurethane resin is used.
- any of the following polymer materials may be used as long as the material offers an unreactive combination with the surfactant and slurry: polystyrene resin, polyester resin, polyurea resin, polyamide resin, polyethylene resin, polyvinyl alcohol resin, polycarbonate resin, melamine resin, urea resin, and gelatin.
- the size of the surfactant molecules is about 2 nm to 3 nm.
- the size of the coated surfactant can be set to about 10 nm to 5000 nm.
- the term “encapsulated surfactant” encompasses a coated single-substance surfactant and a matter arising from coating of an aggregation of plural single-substance surfactants.
- the thickness of the coating film with respect to the encapsulated surfactant is so designed that the coating film has such mechanical strength as to be broken by polishing pressure and shear force applied to the film at the time of polishing. That is, the mechanical strength of the coating film is set equal to or lower than that by the polishing pressure and shear force.
- the methods for coating the surfactant are roughly categorized into chemical methods, physicochemical methods, and mechanical methods.
- Examples of the surfactant coating method according to the embodiments include seamless encapsulation, interfacial polymerization, in-situ polymerization, drying-in-liquid, coacervation, spray drying, and dry mixing.
- a method for coating the surfactant as a liquid interfacial polymerization, in-situ polymerization, coacervation, seamless encapsulation, and so on are suitable.
- polishing slurry to which a coated surfactant is added is used. Therefore, the surfactant as an additive agent directly acts on a polishing-target surface selectively in linkage with the progression of polishing in the polishing-target wafer plane. This allows high-planarization polishing free from the influence of difference in the density of the element formation region with high accuracy and efficiency, which enhances the reliability and yield of semiconductor elements. Furthermore, the use amount of the surfactant can be suppressed to the necessary minimum, and thus the manufacturing cost of the semiconductor device can be reduced.
- the planarization polishing method according to the embodiments is carried out by using polishing slurry that contains abrasive grains and a surfactant encapsulated through surface coating.
- polishing pressure and shear force are applied to the encapsulated surfactant attached to recesses in the vicinity of the projections. Consequently, the coating film is broken and thus the surfactant is discharged, so that the discharged surfactant selectively suppresses the progression of polishing of the vicinity.
- the surfactant sequentially works in linkage with the progression of polishing of projections. This allows high-planarization polishing free from the influence of difference in the density of the element formation region, and thus enhances the reliability and yield of semiconductor elements.
- the surfactant selectively works depending on the kind of film of a polishing-target surface.
- the surfactant works in linkage with the progression of polishing dependent upon difference in the pattern density.
- planarization can be carried out for a polishing-target surface of which entire region is composed of the same material, appearing before exposure of a different kind of material (e.g., when a polishing-target surface is composed of SiO2, SiN is the different kind of material) through the polishing-target surface, and thus higher-planarization polishing is possible.
- the remaining film is thin at the timing when the high-planarization polishing has been completed, it is also possible to carry out finishing polishing, with the high planarity kept, by using e.g. silica-based slurry involving fewer scratches. This can reduce scratches, which are a problem in ceria-based slurry, and thus enhances the flexibility in the polishing process.
- the planarization polishing method of the embodiments is applied to polishing of a semiconductor wafer.
- the method can be applied also to polishing of another substrate (wafer) of which polishing-target surface has an oxide film.
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Architecture (AREA)
- Civil Engineering (AREA)
- Structural Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Organic Chemistry (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
Abstract
Disclosed herein is a planarization polishing method for polishing a polishing-target wafer for a planarized surface, the method including the step of polishing a polishing-target surface into a planarized surface by using polishing slurry that contains an abrasive grain and a surfactant encapsulated through surface coating.
Description
- The present invention contains subject matter related to Japanese Patent Application JP 2007-029798 filed in the Japan Patent Office on Feb. 8, 2007, the entire contents of which being incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a planarization polishing method used in a semiconductor manufacturing process and a method for manufacturing a semiconductor device.
- 2. Description of the Related Art
- In a manufacturing process for a semiconductor device, i.e., a so-called semiconductor integrated circuit, a chemical mechanical polishing (CMP) technique is widely used as a technique for surface planarization in a step for forming shallow trench isolation (STI) regions serving as element isolation regions of the semiconductor integrated circuit. In general, STI regions in a semiconductor device are formed in the manner shown in
FIG. 6 . - Initially, as shown in
FIG. 6A , a silicon nitride (SiN)film 2 is deposited on a surface of asilicon semiconductor substrate 1. - Subsequently, a resist mask (not shown) is formed on the
silicon nitride film 2 by using a photolithography technique. This resist mask has a required pattern having apertures in the areas corresponding to the STI regions that are to be formed. Referring next toFIG. 6B , thesilicon nitride film 2 is patterned by dry etching through the resist mask, andtrenches 3 with the required pattern are formed in thesilicon substrate 1 by dry etching with use of thesilicon nitride film 2 as the etching mask. The regions in which thesilicon nitride film 2 is formed will serve as element formation regions later. - Referring next to
FIG. 6C , a silicon oxide (SiO2)film 4 is buried in thetrenches 3 by chemical vapor deposition (CVD). In this burying, thesilicon oxide film 4 is deposited also on the substrate surface (i.e., the silicon nitride film 2) outside thetrenches 3. - Subsequently, as shown in
FIG. 6D , the silicon oxide (SiO2) film deposited on the substrate surface outside thetrenches 3 is polished and removed by CMP. This forms STI regions (element isolation regions) 5 arising from the burying of thesilicon oxide film 4 in thetrenches 3. In a subsequent step, thesilicon nitride film 2 is removed, followed by formation of required semiconductor elements in the areas from which thesilicon nitride film 2 has been removed. - Recent enhancement in the integration degree of semiconductor elements requires CMP treatment for the formation of the STI regions 5 (so-called STI-CMP process) to have higher planarization performance. However, silica-based slurry, which is used for polishing of an oxide film in related arts, is becoming incapable of meeting the required performance. This is due to unevenness, in the semiconductor wafer plane, of the area rate of the
silicon nitride film 2 on which thesilicon oxide film 4 is formed into a projection shape, i.e., the area rate of the region that will serve as the element formation region later. In a region in which the area rate of thesilicon nitride film 2 is high, asilicon oxide film 4 a with a large-height projection shape is deposited. In a region in which the area rate of thesilicon nitride film 2 is low, asilicon oxide film 4 b with a small-height projection shape is deposited. - Specifically, until the completion of the polishing-removal of the
silicon oxide film 4 a in a region in which the area rate of a projection is high, thesilicon oxide film 4 in thetrenches 3 around a region in which the area rate of a projection is low is excessively polished due to the selection ratio of thesilicon oxide film 4 to thesilicon nitride film 2. This excessive polishing causes so-called dishing 6 as shown inFIG. 6E , which deteriorates the planarity. The planarity deterioration causes the lowering of the reliability and yield of semiconductor elements. - As a method for improving planarization in the STI-CMP process, a polishing method is known that employs ceria-based slurry containing ceria (cerium oxide: CeO2) abrasive grains and an additive agent (so-called surfactant). In this method, in a projection part on a polishing-target surface, the additive agent is dislodged due to pressure concentration in the polishing and thus the polishing proceeds. In contrast, in a recess part to which low pressure is applied, the polishing is suppressed by the additive agent absorbed in the recess part. That is, this method is intended to selectively polish the projection part to thereby obtain a polished surface with high planarity. This ceria-based slurry is advantageous over the silica-based slurry not only in the planarity but also in the polishing rate and the selection ratio.
- A high-planarization polishing method employing ceria abrasive grains is disclosed in e.g. Japanese Patent Laid-open No. 2004-14624 (hereinafter refereed to as Patent Document 1). In this method, a CMP polishing liquid (polishing slurry) that contains cerium oxide particles and a surfactant having selective absorbability to a silicon nitride film is used, and high-planarization polishing is carried out by using an effect of decreasing the polishing rate of a silicon nitride film due to the surfactant.
- However, even for the STI-CMP process employing ceria-based slurry, it is becoming difficult to obtain a polished surface with high planarity due to the influence of difference in the density of the element formation region. A detailed description about this problem will be made below with reference to
FIGS. 7A and 7B . This description will deal with the case of using ceria-based slurry containing ceriaabrasive grains 12 and asurfactant 13 that acts on theabrasive grains 12, specifically, ceria-based slurry containing thesurfactant 13 that offers an effect of protecting the film surface of thesilicon oxide film 4 in therecesses 3. As shown inFIGS. 7A and 7B , when polishing is started in such a way that the ceria-based slurry is used and apolishing pad 11 is pressed against a polishing-target surface, high pressure is applied to aprojection 4 a and therefore thesurfactant 13 is removed from theprojection 4 a. Thus, selective polishing proceeds for theprojection 4 a and hence the planarization of the polishing-target surface is progressed. However, in the case of using ceria-based slurry, the polishing rate of thesilicon oxide film 4 is higher than that of thesilicon nitride film 2. Accordingly, thedishing 6 becomes noticeable in a region in which the area of theelement isolation region 5 is large in particular, which deteriorates the planarity. - Moreover, the ceria-based slurry has also a problem of causing more scratches compared with silica-based slurry. In particular, if scratches are generated in an element formation region and reach the underlying Si substrate, the yield is problematically deteriorated.
- There is a need for the present invention to provide a planarization polishing method that allows polishing based on CMP to offer higher planarity, and a method for manufacturing a semiconductor device with use of this planarization polishing method.
- According to an embodiment of the present invention, there is provided a planarization polishing method for polishing a polishing-target wafer for a planarized surface. The method includes the step of polishing a polishing target surface into a planarized surface by using polishing slurry that contains an abrasive grain and a surfactant encapsulated through surface coating.
- In this planarization polishing, it is preferable that the polishing-target surface is an oxide film.
- According to another embodiment of the present invention, there is provided a method for manufacturing a semiconductor device. The method includes the step of, for formation of an STI region serving as an element isolation region, polishing an oxide film deposited on a region other than a trench of a semiconductor substrate for a planarized surface by using polishing slurry that contains an abrasive grain and a surfactant encapsulated through surface coating.
- In these methods, the surfactant contained in the polishing slurry is encapsulated through coating of its surface. Therefore, the surfactant is selectively supplied only to a small-height region that should be protected by the surfactant through the breaking of the capsules. In contrast, in the other region, the capsules are not broken, so that no protection effect is provided and thus the polishing proceeds. This feature allows high-planarization polishing.
- In the planarization polishing method according to one embodiment of the present invention, the surfactant directly acts on the polishing-target surface in linkage with the progression of polishing in the polishing-target wafer plane, and thus high-planarization polishing can be carried out.
- In the method for manufacturing a semiconductor device according to another embodiment of the present invention, the surfactant directly acts on the polishing-target surface in linkage with the progression of polishing in the polishing-target wafer plane, and thus high-planarization polishing free from the influence of difference in the density of the element formation region can be carried out.
-
FIG. 1 is a structural diagram showing the schematic structure of CMP apparatus used in embodiments of the present invention; -
FIG. 2 is a schematic sectional view of an encapsulated surfactant; -
FIGS. 3A to 3C are manufacturing step diagrams showing a planarization polishing method and a method for manufacturing a semiconductor device with use of this polishing method according to one embodiment of the present invention; -
FIGS. 4D to 4G are manufacturing step diagrams showing the planarization polishing method and the method for manufacturing a semiconductor device with use of this polishing method according to the embodiment; -
FIG. 5 is a step diagram showing a halfway state in a planarization polishing method and a method for manufacturing a semiconductor device with use of this polishing method according to another embodiment of the present invention; -
FIGS. 6A to 6E are manufacturing step diagrams showing an example of a method for manufacturing a semiconductor device with use of a related-art planarization polishing method; and -
FIGS. 7A and 7B are diagrams for explaining polished states in a related art. - Embodiments of the present invention will be described below with reference to the drawings. It should be noted that embodiments of the present invention are not limited to the following exemplification.
- In the following description, the embodiments are applied to manufacturing of a semiconductor device, specifically, a so-called semiconductor integrated circuit, and particularly to planarization polishing of an oxide film by CMP for formation of element isolation regions based on STI for the semiconductor integrated circuit. In the embodiments, the polishing-target film is a high-density plasma SiO2 film as one example.
-
FIG. 1 shows the schematic structure of general CMP apparatus used for the polishing of the embodiments. ThisCMP apparatus 21 has aplaten 23 that is disposed rotatably around arotation shaft 22, and apolishing pad 24 is disposed on theplaten 23. Above thepolishing pad 24, aslurry feed pipe 26 for supplying polishingslurry 25 according to the embodiments is disposed. A polishing target that is to be subjected to planarization polishing, i.e., asemiconductor wafer 27 in the present example, is so disposed that its polishing-target surface abuts against thepolishing pad 24. A polishinghead 28 is brought into abutting contact with the backside of thesemiconductor wafer 27 with a required load. The polishinghead 28 is so configured as to be rotated around a shaft 29 together with thesemiconductor wafer 27 while applying the required load to thesemiconductor wafer 27. - As shown in
FIG. 3A , thesemiconductor wafer 27 as the polishing-target wafer has a structure similar to the above-described structure shown inFIG. 6C . Specifically, a silicon nitride (SiN)film 31 is deposited on a surface of asilicon semiconductor substrate 27 a, and a resist mask having apertures based on a required pattern is formed on thesilicon nitride film 31 by using a photolithography technique. Subsequently, thesilicon nitride film 31 is patterned by dry etching through this resist mask, and thentrenches 32 based on the required pattern are formed in thesilicon substrate 27 a by using thesilicon nitride film 31 as the etching mask. Thesetrenches 32 are formed at the positions corresponding to STI regions serving as element isolation regions. Subsequently, a silicon oxide (SiO2)film 33 is deposited by CVD across the entire substrate surface in such a manner as to be buried in thetrenches 32. In this manner, thesemiconductor wafer 27 is formed that hasprojection regions silicon nitride film 31, i.e., theprojection region 33 a that has a high area rate and large height and theprojection regions 33 b that exist near theprojection region 33 a and has a low area rate and small height. - Next, a description will be made below about a planarization polishing method employing the
CMP apparatus 21 inFIG. 1 according to one embodiment of the present invention and a method for manufacturing a semiconductor device in which thesemiconductor wafer 27 is subjected to planarization polishing by using this planarization polishing method to thereby form STI regions. - In the present embodiment, as shown in
FIG. 3A , initially the above-describedsemiconductor wafer 27 is so disposed that its polishing-target surface abuts on thepolishing pad 24 of theCMP apparatus 21. - Subsequently, polishing is started in such a way that the polishing
slurry 25 according to the present embodiment is dropped on thepolishing pad 24 from theslurry feed pipe 26 and the polishing-target surface of thesemiconductor wafer 27 held by the polishinghead 28 is pressed against thepolishing pad 24 to thereby apply a load to thesemiconductor wafer 27 as shown inFIGS. 3A and 3B . The polishingslurry 25 contains ceria abrasive grains (not shown) and a surfactant 36 (indicated by the white circles) that is encapsulated through coating of its surface. This surfactant has an effect of protecting thesilicon oxide film 33 that is to be polished. As shown inFIG. 2 , this encapsulatedsurfactant 36 is formed by covering asurfactant 37 by acoating wall 35. The specific slurry composition will be described later. - Due to the supply of the polishing
slurry 25 on thepolishing pad 24 in the state ofFIG. 3A , the encapsulatedsurfactant 36 is attached to the whole of the polishing-target surface, including theprojection regions - Subsequently, in the state of
FIG. 3B , the encapsulatedsurfactant 36 attached to theprojection regions polishing pad 24 and thus is pushed away by thepolishing pad 24, so that the dislodgedsurfactant 36 attaches to recess regions 33 c on the polishing-target surface. - Subsequently, polishing of the projection regions is progressed as shown in
FIG. 3C . In this polishing, the polishing for theprojection regions 33 b, which have a low area rate and small height, proceeds fast. Therefore, as shown in enlarged view A, pressure and shear force are applied to the encapsulatedsurfactant 36 existing in the vicinity of the recess regions. - Consequently, as shown in
FIG. 4D , the capsules are broken by the pressure and shear force, so that the surfactant 37 (indicated by the black circles) is discharged. - As shown in
FIG. 4E , during the progression of the polishing of theprojection region 33 a, the recesses 33 c are protected by thesurfactant 37 and thus the progression of polishing of the recesses 33 c is suppressed. - As shown in
FIG. 4F , the capsules are broken in linkage with the progression of the polishing of theprojection region 33 a, so that thesurfactant 37 works sequentially. As a result, as shown inFIG. 4G , planarization polishing is carried out across the entire region eventually irrespective of difference in the area rate of thesilicon nitride film 31, i.e., difference in the density of the element formation region, and the planarization polishing treatment is completed at the timing when thesilicon nitride film 31 is exposed. Thus, a polished surface with high planarity is obtained. In this manner,favorable STI regions 38 are formed without the occurrence of dishing. - Thereafter, the
silicon nitride film 31 is removed, and then required semiconductor elements are formed in the element formation regions arising from the removal of thesilicon nitride film 31, so that an intended semiconductor device is obtained. - In the procedure shown in
FIGS. 3A to 4G , the planarization polishing until thesilicon nitride film 31 is exposed is carried out in one time of polishing treatment. However, it is also possible to carry out it in two times of treatment. - Next, a description will be made below about a planarization polishing method in which planarization is carried out in two times of polishing treatment, according to another embodiment of the present invention, and a method for manufacturing a semiconductor device with use of this planarization polishing method. In the present embodiment, first polishing treatment until
projection regions silicon oxide film 33 on the polishing-target surface are planarized is carried out by using polishing slurry prepared by adding a capsulated surfactant to ceria-based slurry. Specifically, the procedure of the present embodiment leads to, through the above-described step ofFIG. 4F , a step ofFIG. 5 in which thesilicon oxide film 33 is planarized. Subsequently, second polishing treatment until thesilicon nitride film 31 is exposed is carried out, so that the high-planarization polishing for the above-described state ofFIG. 4G is completed. - This second polishing treatment may be carried out by using only polishing slurry to which no surfactant is added. In the second polishing treatment, the polishing-target surface has been already planarized and the remaining film is thin. Therefore, without a surfactant, the polishing can be completed in such a way that a polished surface having high planarity is kept (see
FIG. 4G ). In the second polishing treatment, the same ceria-based slurry as that used in the first treatment may be used. Alternatively, silica-based, alumina-based, or ferric nitrate-based slurry can be used. In terms of scratches, it is desirable to complete a polished surface by using silica-based slurry in particular. - Next, a description will be made below about a specific polishing method that employs polishing slurry containing a surfactant encapsulated through coating thereof. In the method, the required amount (2 wt %, in the present example) of the coated surfactant is added to the polishing slurry in advance, and polishing is carried out under the following condition in such a way that the polishing slurry is supplied on a polishing-target wafer via a polishing pad.
-
- Rotation speed of platen: 100 rpm
- Rotation speed of polishing head: 107 rpm
- Polishing pressure: 300 hPa
- Condition of polishing pad conditioner: Ex-situ
- Flow rate of ceria-based slurry (including 2 wt % surfactant): 200 cc/min
- The diameter of the ceria particles, i.e., the particle diameter of cerium oxide (CeO2), can be set to 50 nm to 250 nm.
- Although acid ceria-based slurry is used as the polishing slurry in the present example, silica-based slurry, alumina-based slurry, ferric nitrate-based slurry, or the like may be used instead of the ceria-based slurry. It is desirable that the additive amount of the coated surfactant be in the range of 0.1 to 10 wt %. This concentration range offers favorable polishing characteristics (planarity, polishing rate).
- As a method for supplying the coated surfactant, a method is available in which the coated surfactant is mixed into the polishing slurry in advance and the resultant slurry is supplied. As another method, the coated surfactant may be supplied as an aqueous solution separately from the polishing slurry. Alternatively, a surfactant feed pipe for supplying the surfactant aqueous solution may be communicated with a slurry feed pipe for the supply of the coated surfactant.
- As the material of the surfactant that is to be coated, a substance having an effect of suppressing polishing of an oxide film is used. In the present method, alkylbenzene sulfonate is used as the surfactant. Alternatively, e.g. any of the following substances may be used: a fatty acid sodium salt, alkyl sulfate, sulfate ester salt, fatty acid potassium salt, polyoxyethylene alkyl ether sulfate, fatty acid ester, a-olefin sulfonate, monoalkyl phosphate ester salt, alkane sulfonate, amino acid, polyacrylate, polyacrylate ammonium salt, polycarboxylate ammonium salt, sulfosuccinate diester salt, alkylamine hydrochloride, and alkyl ether sulfonate.
- As the coating material for encapsulation, a substance that can be easily treated in coating processing and will not alter the surfactant and polishing slurry is used. In the present method, polyurethane resin is used. Alternatively, e.g. any of the following polymer materials may be used as long as the material offers an unreactive combination with the surfactant and slurry: polystyrene resin, polyester resin, polyurea resin, polyamide resin, polyethylene resin, polyvinyl alcohol resin, polycarbonate resin, melamine resin, urea resin, and gelatin.
- The size of the surfactant molecules is about 2 nm to 3 nm. The size of the coated surfactant can be set to about 10 nm to 5000 nm. The term “encapsulated surfactant” encompasses a coated single-substance surfactant and a matter arising from coating of an aggregation of plural single-substance surfactants. The thickness of the coating film with respect to the encapsulated surfactant is so designed that the coating film has such mechanical strength as to be broken by polishing pressure and shear force applied to the film at the time of polishing. That is, the mechanical strength of the coating film is set equal to or lower than that by the polishing pressure and shear force.
- The methods for coating the surfactant are roughly categorized into chemical methods, physicochemical methods, and mechanical methods. Examples of the surfactant coating method according to the embodiments include seamless encapsulation, interfacial polymerization, in-situ polymerization, drying-in-liquid, coacervation, spray drying, and dry mixing. In particular, as a method for coating the surfactant as a liquid, interfacial polymerization, in-situ polymerization, coacervation, seamless encapsulation, and so on are suitable.
-
- In interfacial polymerization, separate monomers are supplied from both a dispersed phase and dispersion medium, so that a coating film is formed by polymerization reaction at the surface of the dispersed phase, i.e., at the interface.
- In in-situ polymerization, a monomer and other reactive agents are supplied only from either one of a dispersed phase and dispersion medium, so that a coating film is formed by polymerization reaction at the surface of the core substance.
-
- In coacervation, a core substance is dispersed in a solution in which resin that will serve as a coating material is dissolved, so that a coating film is formed by the precipitation of the resin around the core substance.
- In drying-in-liquid, an emulsion is prepared by dispersing in a liquid medium a coating material solution that contains a core substance, so that a coating film is formed by removing the solvent through pressure reduction or heating.
-
- In spray drying, a core substance is added and a coating material solution is turned to a spray state so as to be discharged into hot wind, so that a coating film is formed by evaporating the liquid in which the coating material is dissolved.
-
- In seamless encapsulation, a seamless coating film is formed by using a substance of which liquid becomes a spherical state due to the interfacial tension when being dropped.
- In the planarization polishing method and the method for manufacturing a semiconductor device according to the above-described embodiments, polishing slurry to which a coated surfactant is added is used. Therefore, the surfactant as an additive agent directly acts on a polishing-target surface selectively in linkage with the progression of polishing in the polishing-target wafer plane. This allows high-planarization polishing free from the influence of difference in the density of the element formation region with high accuracy and efficiency, which enhances the reliability and yield of semiconductor elements. Furthermore, the use amount of the surfactant can be suppressed to the necessary minimum, and thus the manufacturing cost of the semiconductor device can be reduced.
- The planarization polishing method according to the embodiments is carried out by using polishing slurry that contains abrasive grains and a surfactant encapsulated through surface coating. In this polishing method, along with planarization of projections on a polishing-target surface, polishing pressure and shear force are applied to the encapsulated surfactant attached to recesses in the vicinity of the projections. Consequently, the coating film is broken and thus the surfactant is discharged, so that the discharged surfactant selectively suppresses the progression of polishing of the vicinity. In the wafer plane, the surfactant sequentially works in linkage with the progression of polishing of projections. This allows high-planarization polishing free from the influence of difference in the density of the element formation region, and thus enhances the reliability and yield of semiconductor elements.
- In the above-mentioned
Patent document 1, the surfactant selectively works depending on the kind of film of a polishing-target surface. In contrast, in the embodiments, the surfactant works in linkage with the progression of polishing dependent upon difference in the pattern density. Thus, planarization can be carried out for a polishing-target surface of which entire region is composed of the same material, appearing before exposure of a different kind of material (e.g., when a polishing-target surface is composed of SiO2, SiN is the different kind of material) through the polishing-target surface, and thus higher-planarization polishing is possible. Moreover, because the remaining film is thin at the timing when the high-planarization polishing has been completed, it is also possible to carry out finishing polishing, with the high planarity kept, by using e.g. silica-based slurry involving fewer scratches. This can reduce scratches, which are a problem in ceria-based slurry, and thus enhances the flexibility in the polishing process. - In the above-described examples, the planarization polishing method of the embodiments is applied to polishing of a semiconductor wafer. However, the method can be applied also to polishing of another substrate (wafer) of which polishing-target surface has an oxide film.
- It should be understood by those skilled in the art that various modifications, combinations, sub-combinations and alterations may occur depending on design requirements and other factors insofar as they are within the scope of the appended claims or the equivalents thereof
Claims (13)
1. A planarization polishing method for polishing a polishing-target wafer for a planarized surface, the method comprising the step of
polishing a polishing-target surface into a planarized surface by using polishing slurry that contains an abrasive grain and a surfactant encapsulated through surface coating.
2. The planarization polishing method according to claim 1 , wherein
the polishing-target surface is an oxide film.
3. The planarization polishing method according to claim 2 , wherein
ceria-based polishing slurry that contains a ceria particle as the abrasive grain is used.
4. The planarization polishing method according to claim 2 , wherein
the surfactant acts on the oxide film that is to be polished.
5. The planarization polishing method according to claim 2 , wherein
the oxide film is a silicon oxide film formed across a trench in a substrate and an underlying silicon nitride film outside the trench, and
the surfactant acts on the silicon oxide film.
6. The planarization polishing method according to claim 2 , wherein
polishing is carried out by using first polishing slurry that contains an abrasive grain and a surfactant encapsulated through surface coating until a projection region on a polishing-target surface is planarized, and
subsequent polishing is carried out by using second polishing slurry that contains no surfactant.
7. The planarization polishing method according to claim 1 , wherein
mechanical strength of a coating film of the encapsulated surfactant is equal to or lower than mechanical strength by polishing pressure and shear force.
8. A method for manufacturing a semiconductor device, the method comprising the step of
for formation of a shallow trench isolation region serving as an element isolation region, polishing an oxide film deposited on a region other than a trench of a semiconductor substrate for a planarized surface by using polishing slurry that contains an abrasive grain and a surfactant encapsulated through surface coating.
9. The method for manufacturing a semiconductor device according to claim 8 , wherein
the oxide film on the region other than the trench is deposited on an underlying film formed of a nitride film.
10. The planarization polishing method according to claim 8 , wherein
ceria-based polishing slurry that contains a ceria particle as the abrasive grain is used.
11. The planarization polishing method according to claim 8 , wherein
the surfactant acts on the oxide film that is to be polished.
12. The method for manufacturing a semiconductor device according to claim 8 , wherein
polishing is carried out by using first polishing slurry that contains an abrasive grain and a surfactant encapsulated through surface coating until a projection region of the oxide film is planarized, and
subsequent polishing is carried out by using second polishing slurry that contains no surfactant.
13. The method for manufacturing a semiconductor device according to claim 8 , wherein
mechanical strength of a coating film of the encapsulated surfactant is equal to or lower than mechanical strength by polishing pressure and shear force.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007-029798 | 2007-02-08 | ||
JP2007029798A JP2008198668A (en) | 2007-02-08 | 2007-02-08 | Flattening and polishing method and method of manufacturing semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080194183A1 true US20080194183A1 (en) | 2008-08-14 |
Family
ID=39686243
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/010,922 Abandoned US20080194183A1 (en) | 2007-02-08 | 2008-01-31 | Planarization polishing method and method for manufacturing semiconductor device |
Country Status (5)
Country | Link |
---|---|
US (1) | US20080194183A1 (en) |
JP (1) | JP2008198668A (en) |
KR (1) | KR20080074722A (en) |
CN (1) | CN101239453A (en) |
TW (1) | TW200845168A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104108072A (en) * | 2013-04-16 | 2014-10-22 | 陈炤彰 | System and method for supplying gas-added polishing slurry |
CN109590820A (en) * | 2019-01-02 | 2019-04-09 | 中国科学院上海光学精密机械研究所 | The processing method of superhard laser crystal surface roughness |
US20200298363A1 (en) * | 2019-03-19 | 2020-09-24 | Toshiba Memory Corporation | Polishing device and polishing method |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011171409A (en) * | 2010-02-17 | 2011-09-01 | Disco Corp | Wafer polishing method |
TWI443741B (en) * | 2011-01-14 | 2014-07-01 | Univ Nat Chiao Tung | A smoothing method to decrease bowing of group iii nitride semiconductor substrate |
CN105199668A (en) * | 2015-08-14 | 2015-12-30 | 芜湖真空科技有限公司 | Edging material for LOW-E glass and preparation method of edging material |
US10199255B2 (en) * | 2016-03-10 | 2019-02-05 | Infineon Technologioes AG | Method for providing a planarizable workpiece support, a workpiece planarization arrangement, and a chuck |
-
2007
- 2007-02-08 JP JP2007029798A patent/JP2008198668A/en active Pending
- 2007-12-27 TW TW096150646A patent/TW200845168A/en unknown
-
2008
- 2008-01-02 KR KR1020080000065A patent/KR20080074722A/en not_active Application Discontinuation
- 2008-01-31 US US12/010,922 patent/US20080194183A1/en not_active Abandoned
- 2008-02-05 CN CNA2008100048772A patent/CN101239453A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104108072A (en) * | 2013-04-16 | 2014-10-22 | 陈炤彰 | System and method for supplying gas-added polishing slurry |
CN109590820A (en) * | 2019-01-02 | 2019-04-09 | 中国科学院上海光学精密机械研究所 | The processing method of superhard laser crystal surface roughness |
US20200298363A1 (en) * | 2019-03-19 | 2020-09-24 | Toshiba Memory Corporation | Polishing device and polishing method |
Also Published As
Publication number | Publication date |
---|---|
JP2008198668A (en) | 2008-08-28 |
CN101239453A (en) | 2008-08-13 |
TW200845168A (en) | 2008-11-16 |
KR20080074722A (en) | 2008-08-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20080194183A1 (en) | Planarization polishing method and method for manufacturing semiconductor device | |
KR100393368B1 (en) | Cmp method and semiconductor manufacturing device | |
JP4537010B2 (en) | Chemical mechanical polishing slurry and chemical mechanical polishing method using the same | |
JP4272409B2 (en) | Chemical mechanical polishing slurry and chemical mechanical polishing method using the same | |
US8314028B2 (en) | Slurry compositions and methods of polishing a layer using the slurry compositions | |
US8685857B2 (en) | Chemical mechanical polishing method of organic film and method of manufacturing semiconductor device | |
US6365520B1 (en) | Small particle size chemical mechanical polishing composition | |
JP4130614B2 (en) | Manufacturing method of semiconductor device | |
EP2321378B1 (en) | Chemical-mechanical polishing compositions and methods of making and using the same | |
JP2001200242A (en) | Aqueous slurry | |
WO2004010487A1 (en) | Semiconductor abrasive, process for producing the same and method of polishing | |
US6964600B2 (en) | High selectivity colloidal silica slurry | |
JPH10270399A (en) | Method for polishing different conductive layer in semiconductor device | |
KR100578596B1 (en) | Slurry composition for chemical mechanical polishing, method of planarizing surface of semiconductor device using the same and method of controlling selectivity of slurry composition | |
US20020119662A1 (en) | Method of manufacturing a semiconductor device | |
TW200418967A (en) | CMP slurry for nitride and CMP method using the same | |
CN100521108C (en) | Method of manufacturing semiconductor device | |
CN108473850A (en) | The polishing method of low k substrates | |
US20030211743A1 (en) | Method for avoiding slurry sedimentation in CMP slurry delivery systems | |
KR100243292B1 (en) | Chemical mechanical polishing method for manufacturing semiconductor device by adjusting pH of polishing solution | |
US7857986B2 (en) | Chemical mechanical polishing slurry and chemical mechanical polishing apparatus and method | |
WO2008157048A1 (en) | Chemical-mechanical polishing compositions containing aspartame and methods of making and using the same | |
US20080045018A1 (en) | Method of chemical-mechanical polishing and method of forming isolation layer using the same | |
JP2008182181A (en) | Compositions for abrasion | |
JP4878728B2 (en) | CMP abrasive and substrate polishing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SONY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJII, MIKA;REEL/FRAME:020500/0339 Effective date: 20071221 |
|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |