US20080178463A1 - Modular board device, high frequency module, and method of manufacturing the same - Google Patents
Modular board device, high frequency module, and method of manufacturing the same Download PDFInfo
- Publication number
- US20080178463A1 US20080178463A1 US12/077,434 US7743408A US2008178463A1 US 20080178463 A1 US20080178463 A1 US 20080178463A1 US 7743408 A US7743408 A US 7743408A US 2008178463 A1 US2008178463 A1 US 2008178463A1
- Authority
- US
- United States
- Prior art keywords
- organic substrate
- layer
- high frequency
- element body
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/165—Containers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00222—Integrating an electronic processing unit with a micromechanical structure
- B81C1/0023—Packaging together an electronic processing unit die and a micromechanical structure die
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/564—Details not otherwise provided for, e.g. protection against moisture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/162—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits the devices being mounted on two or more different substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P1/00—Auxiliary devices
- H01P1/10—Auxiliary devices for switching or interrupting
- H01P1/12—Auxiliary devices for switching or interrupting by mechanical chopper
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/186—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/146—Mixed devices
- H01L2924/1461—MEMS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
- H01L2924/1617—Cavity coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0272—Adaptations for fluid transport, e.g. channels, holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/0179—Thin film deposited insulating layer, e.g. inorganic layer for printed capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09072—Hole or recess under component or special relationship between hole and component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09981—Metallised walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10053—Switch
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/06—Lamination
- H05K2203/061—Lamination of previously made multilayered subassemblies
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/08—Treatments involving gases
- H05K2203/086—Using an inert gas
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1147—Sealing or impregnating, e.g. of pores
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1178—Means for venting or for letting gases escape
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4697—Manufacturing multilayer circuits having cavities, e.g. for mounting components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Transceivers (AREA)
- Waveguide Switches, Polarizers, And Phase Shifters (AREA)
Abstract
The present invention is directed to a high frequency module used for wireless communication module, and comprises a first organic substrate (11) in which conductive pattern or patterns are formed on the principal surface thereof and one element body (7) or more are mounted, and a second organic substrate (12) in which a recessed portion (22) is formed in correspondence with the area where the element body or bodies (7) are mounted at the connecting surface to the first organic substrate (11). In the state where the second organic substrate (12) is connected to the first organic substrate (11), an element body accommodating portion (24) which seals the element body or bodies (7) is constituted by the recessed portion (22), wherein the element body accommodating portion (24) is adapted so that moisture resistance characteristic and oxidation resistance characteristic are maintained.
Description
- The subject matter of application Ser. No. 10/519,765 is incorporated herein by reference. The present application is a divisional of U.S. application Ser. No. 10/519,765, filed Dec. 28, 2004, which is a 371 National Stage of PCT patent application No. PCT/JP03/07827, filed Jun. 19, 2003, which claims priority to Japanese Patent Application No. JP 2002-195022, filed Jul. 3, 2002. The present application claims priority to these previously filed applications.
- The present invention relates to a module board device and a high frequency module suitable when used in wireless communication modules which are provided at various electronic equipments having wireless communication function such as personal computers, audio equipments, various mobile equipments and/or mobile telephones and permit compatibility at different frequency bands, and a method of manufacturing these module units.
- Various information, e.g., music, speech and/or image, etc. have been permitted to be easily handled also by personal computer or mobile computer, etc. with digitization of data in recent years. Moreover, band-compression of these information has been realized by audio (speech) codec technology or image codec technology so that the environment where these information are easily and efficiently distributed (delivered) to various communication terminal equipments by digital communication or digital broadcast is being arranged. For example, audio/video data (AV data), etc. can be received at the indoor/outdoor by wireless system through mobile telephone, etc. without limitation only to reception by wire system
- Meanwhile, with respect to the transmission/reception system for data, etc., suitable network systems have been constructed also within home and/or small area, and have been variously utilized. As the network system, attention is drawn to the various next generation wireless systems, e.g., narrow-band wireless communication system of 5 GHz band proposed in the IEEE802.11a, wireless LAN system of 2.45 GHz band proposed in the IEEE802.11b, and/or near distance wireless communication system called Bluetooth, etc. In the transmission/reception system for data, etc. such various wireless network systems are effectively utilized so that transmission/reception of various data, access to the Internet and/or transmission/reception of data can be made easily and without intervention of relay board, etc. at various places such as home or outdoors, etc.
- In the wireless network systems, respective communication terminal equipments are permitted to be connected with respect to all communication systems so that effective utilization can be realized. Such wireless network systems not only lead to enlargement and/or high cost of communication terminal equipments, but also result in large burden also with respect to the communication infrastructure side. Communication terminal equipments are utilized not only at indoor but also at outdoor, etc., and are indispensable that they are compact and light in weight and are portable, and are inexpensive. For this reason, it is extremely difficult to constitute the communication terminal equipments so that they are adapted to the specification of such wireless network system.
- In the communication terminal equipments, there is being made development of the so-called Software Defined Radio technology in which compliance is made by base-band processing below modulation/demodulation processing with respect to respective communication systems and/or frequency bands to thereby constitute wireless communication units as integral unit. However, even such SDR technology has vast calculation quantity for signal processing. As a result, even if compliance of burden at the communication infrastructure side can be realized, compliance of power consumption at the communication terminal equipment side and/or compliance of enlargement by integration are great problems. Particularly, it is difficult that portable communication terminal equipments are put to practical use.
- A
wireless communication module 100 shown inFIGS. 1 and 2 constitutes an analog front end of a wireless transmitter/receiver, wherein there is realized the so-called multi-band configuration in which base band portion is shared with respect to the same modulation/demodulation system or different modulation/demodulation system, and plural transmitting/receiving units are included (provided) to permit transmission/reception of wireless signals of different frequency bands. Thewireless communication module 100 transmits or receives wireless signals of different frequency bands at anantenna unit 101. - The
wireless communication module 100 comprises, as shown inFIG. 1 , although the detail is omitted, a receivesignal processing system 107 adapted for converting a high frequency signal received at theantenna unit 101 into an intermediate frequency signal on the basis of reference frequency delivered from a reference frequencygenerating circuit unit 103 at a RF-IF converting unit 102 to amplify the intermediate frequency signal thus obtained at an amplifier unit 104 thereafter to demodulate the intermediate frequency signal thus amplified at ademodulation unit 105 to output the signal thus obtained tobaseband units 106. Thewireless communication module 100 comprises, although the detail is omitted, a transmitsignal processing system 110 for directly converting the intermediate frequency signal outputted from thebaseband unit 106 into high frequency signal at an IF-RF converting unit 108 and demodulating that intermediate frequency signal to transmit the signal thus obtained from theantenna unit 101 through anamplifier unit 109. - Although the detail is omitted, the
wireless communication module 100 is adapted so that large functional components (parts) such as various filters, Voltage Controlled Oscillator (VCO) and Surface Acoustic Wave (SAW) device, etc. are mounted between respective stages, and includes passive elements such as inductors, capacitors and/or resistors, etc. which are specific to high frequency analog circuit. At thewireless communication module 100, as shown inFIG. 1 , first tothird changeover switches 111 to 113 are provided at RF-IF converting unit 102, reference frequencygenerating circuit unit 103 ordemodulation unit 105 of the receivesignal processing system 107. Moreover, at thewireless communication module 100, fourth and fivechangeover switches RF converting unit 108 oramplifier unit 109 within the transmitsignal processing system 110. - Although the detail is omitted, the first to
third changeover switches 111 to 113 are caused to undergo switching operation to perform capacity switching of variable capacitors and/or variable reactances to thereby perform control of time constant switching so as to match the frequency characteristic of receive signal. Although the detail is omitted, the fourth and fivechangeover switches - The
wireless communication module 100 comprises, as shown inFIG. 2 , a module board (substrate) 120 comprised of multi-layered wiring board, and is constituted, although the detail is omitted, as the result of the fact that passive elements and/or capacity patterns, etc. constituting the above-described respective functional blocks are formed together with wiring patterns within respective wiring layers of themodule board 120. At themodule board 120, a high frequencysignal processing LSI 121 and suitable chip components (parts) 122 are mounted on the surface thereof, and ashield cover 123 is assembled for the purpose of excluding the influence. of electromagnetic noise. It is to be noted that, at themodule board 120, antenna pattern constituting theantenna unit 101 may be formed at, e.g., a portion which is not covered by theshield cover 123 of the surface. In addition, at themodule board 120,antenna unit 101 may be constituted by chip-type antenna mounted on the surface, or transmit/receive signal may be inputted or outputted from the antenna of separate member. - At the
wireless communication module 100, as shown inFIG. 2 , the above-described first to fivechangeover switches 111 to 115 are constituted by MEMS (Micro Electro Mechanical System)switches 130 mounted on the surface of themodule board 120. As shown inFIG. 3 , the entirety of theMEMS switch 130 is covered by aninsulating cover 131. TheMEMS switch 130 is mounted onmodule wiring board 120 as described above throughleads 132 drawn from theinsulating cover 131. - As shown in
FIG. 3 , theMEMS switch 130 is adapted so that a first fixedcontact 134, a second fixedcontact 135 and a third fixedcontact 136 are formed on asilicon substrate 133, and amovable contact piece 137 in a thin plate form and having flexibility is fixed at the first fixedcontact 134 and the free end thereof is cantilever-supported in a manner opposed to the third fixedcontact 136. TheMEMS switches 130 are respectively connected to leads 132 throughwires 138 in the state where the first and thirdfixed contacts contact 136 is also connected toother lead 132. At themovable contact piece 137, anelectrode 139 is provided at the portion opposite to the second fixedcontact 135. - At the
MEMS switch 130, as shown inFIG. 3 , asilicon cover 140 is connected onto thesilicon base 133 by, e.g., anode connecting method, etc. to allow the first to thirdfixed contacts 134 to 136 and themovable contact piece 137 to be maintained in the air-tight state. The entirety of theMEMS switch 130 is sealed by theinsulating cover 131 so that theMEMS switch 130 is integrated as package. At theMEMS switch 130, as the result of the fact that the movable portion thereof is sealed by thesilicon substrate 133 and thesilicon cover 140 and the entirety thereof is sealed by theinsulating cover 131, moisture resistance characteristic and oxidation resistance characteristic are maintained, and durability with respect to the mechanical load from the external is maintained. - At the
MEMS switch 130 constituted as described above, when drive voltage is applied, the third fixedcontact 136 and themovable contact piece 137 are shorted by electromagnetic attractive force produced between the second fixedcontact 135 and theelectrode 139 of themovable contact piece 137, and the short state thereof is maintained. At theMEMS switch 130, when reverse bias drive voltage is applied, themovable contact piece 137 is returned to the initial state by electromagnetic repulsive force produced between the second fixedcontact 135 and theelectrode 139 so that the short state with respect to the third fixedcontact 136 is released. Since theMEMS switch 130 is a switch element which is extremely very small and does not require holding current for holding the operating state, it is possible to suppress enlargement of thewireless communication module 100 and to realize low power consumption. - The
wireless communication module 100 as described above is caused to be of the configuration in which switching of time constant is performed by theMEMS switches 130 to thereby switch the frequency characteristics of the antenna, respective filters and/or VCO, etc. so that there results tunable state. Meanwhile, since theMEMS switch 130 has movable portion, first to thirdfixed contacts 134 to 136 and/or wiring patterns are finely formed on thesilicon substrate 133 as described above, and thesilicon base 133 and thesilicon cover 140 are connected by the anode connecting method, etc. thereafter to cover it by theinsulating cover 131 so that theMEMS switch 130 is caused to be of package configuration. Thus,MEMS switches 130 are mounted on the module board similarly to other mounting components (parts). - In the above-described conventional
wireless communication module 100, there is the problem that the characteristic is lowered by the influence on the high frequency circuit unit resulting from reflection or loss from parasitic component of theMEMS switch 130. In thewireless communication module 100, there is the problem that MEMS switches are mounted on the surface of themodule board 120 so that path lengths between theMEMS switches 130 and internal circuits are elongated, whereby the characteristic is lowered by the influence of the interference or loss. Further, in thewireless communication module 100, since theMEMS switch 130 has the structure that respective components are assembled on thesilicon substrate 133 and are sealed by theinsulating cover 131 so that they are packaged, further miniaturization is difficult. - In the above-described conventional
wireless communication module 100, e.g., SAW device (Surface Acoustic Wave Device), and/or IC and LSI for micro-wave or mili-wave, etc. are also mounted. There is the problem that in the case where these elements are coated by insulating resin, their characteristics are remarkably deteriorated. - An object of the present invention is to provide a novel module board device and a method of manufacturing the same, which can solve problems that conventional wireless communication modules have.
- Another object of the present invention is to provide a module board device and a method of manufacturing the same, which does not require package structure of elements to realize improvement in reliability along with miniaturization and low cost.
- A further object of the present invention is to provide a high frequency module having multi-band compliance function, which comprises MEMS switches which permit compatibility at different frequency bands and/or elements of which characteristics are deteriorated by resin sealing, and which realizes improvement in the characteristics and reliability of these elements and realizes miniaturization and low cost, and a method of manufacturing such a high frequency module.
- A board device for module according to the present invention comprises a first organic substrate in which a conductive pattern or patterns is or are formed on the principal surface thereof and one element body is or more are mounted, and a second organic substrate in which a recessed portion is formed in correspondence with the area where the element body or bodies is or are formed at a connecting surface to the first organic base. At the module board device, an element accommodating space portion which seals the element body or bodies is constituted by the recessed portion in the state where the second organic base is connected to the first organic base. At the module board device, the element body accommodating space portion is constituted as a space portion in which moisture resistance characteristic and oxidation resistance characteristic are maintained.
- At the module board device, since element body or bodies are constituted at the inside of wiring layer, and element body or bodies are directly formed at the element body accommodating space portion in which moisture resistance characteristic and oxidation resistance characteristic are maintained, package for maintaining moisture resistance characteristic and/or oxidation resistance characteristic, and/or for preventing the element body or bodies from mechanical load from the external is not required at the element body. As a result, miniaturization thereof can be realized and path lengths with respect to the wiring layer are shortened. Thus, low loss and improvement in noise resistance characteristic can be realized. At the module board device, aging deterioration (deterioration with lapse of time) of the element body is maintained in a manner equivalent to the packaged state so that stable operation is performed, and occurrence of inconvenience such as damage, etc. of package by evaporation of moisture immersed into the inside in reflow soldering, etc. is also prevented. At the module board device, MEMS switch which can change capacitance characteristic of antenna or filter with respect to different frequency bands is used as the element body, thereby making it possible to obtain compact and thin type, and high reliability high frequency module which has realized multi-band compliance function.
- A method of manufacturing a board device for module according to the present invention includes a step of mounting one element body or more on the principal surface of a first organic substrate in which a conductive pattern or patterns is or are formed, and a step of connecting a second organic substrate, in which a recessed portion is formed in correspondence with the area where the element body or bodies is or are formed at a connecting surface to the first organic substrate, to the first organic substrate in such a manner to seal the element body or bodies within an element accommodating space portion constituted by the recessed portion, thus to manufacture a module board device including the element body accommodating space portion in which moisture resistance characteristic or oxidation resistance characteristic are maintained.
- In the manufacturing method for board device for module according to the present invention, since element body or bodies are constituted at the inside of the wiring layer, and element body or bodies are directly formed at element body accommodating space portion constituted in which moisture resistance characteristic and oxidation resistance characteristic are maintained, package for maintaining moisture resistance characteristic or oxidation resistance characteristic, and/or for protecting the element body from mechanical load from the outside is not required at the element body. As a result, miniaturization thereof is realized and path lengths with respect to the wiring layers are shortened. Thus, module board device in which low loss and improvement in noise resistance characteristic have been realized is manufactured. In accordance with the manufacturing method for board device for module, it becomes possible to efficiently manufacture, in the state where occurrence of inconvenience such as damage, etc. of package by evaporation of moisture immersed into the inside in reflow soldering, etc. is prevented, module board device in which aging deterioration of element body is maintained in a manner equivalent to the packaged state so that stable operation is performed.
- The high frequency module according to the present invention is composed of a base substrate portion, and a high frequency circuit portion which is built up on the principal surface of the base substrate portion. The base substrate portion comprises a first organic substrate in which a conductive pattern or patterns is or are formed on the principal surface thereof and an element body or bodies is or are mounted, and a second organic substrate in which a recessed portion is formed in correspondence with the area where the element body or bodies is or are formed at a connecting surface to the first organic substrate, whereby, in the state where the first organic substrate and the second organic substrate are connected, an element body accommodating space portion which seals the element body or bodies is constituted by the recessed portion, and the element body accommodating space portion is caused to have moisture resistance characteristic and oxidation resistance characteristic and a second principal surface opposite to the connecting surface of either one of the first organic substrate and the second organic substrate is caused to undergo planarization (flattening) processing to constitute build-up formation surface. The high frequency circuit portion comprises one build-up wiring layer or more in which a conductive pattern or patterns is or are formed on a dielectric insulating layer at the build-up formation surface of the base substrate portion, and including at least one kind of passive element or more formed by the thin film technology or the thick film technology, the build-up wiring layer being via-connected to the base substrate portion and/or the element body or bodies, and high frequency circuit components (parts) mounted on the build-up wiring layer of the uppermost layer.
- At the high frequency module according to the present invention, since, e.g., MEMS switch or switches which can change capacity characteristic of antenna or filter to realize multi-band function, and/or element body or bodies of which characteristics are deteriorated by resin coating, etc. are constituted within the wiring layer of the base substrate portion, and are directly formed at element body accommodating space portion in which moisture resistance characteristic and/or oxidation resistance characteristic are maintained, package for maintaining moisture resistance characteristic and/or oxidation resistance characteristic and for protecting the element body from mechanical load from the external becomes is not required at the element body. As a result, miniaturization thereof can be realized and path lengths with respect to the wiring layers are shortened. Thus, low loss and improvement in noise resistance characteristic can be realized. At the high frequency module, aging deterioration of the element body is maintained in a manner equivalent to the packaged state so that suitable operation is performed, and occurrence of inconvenience such as damage, etc. of package by evaporation of moisture immersed into the inside in reflow soldering, etc. is also prevented. Further, at the high frequency module, high frequency circuit portion in which various passive elements are formed on planarized (flattened) buildup formation surface of the base substrate portion including relative inexpensive organic substrate is formed with high accuracy so that reduction of cost can be realized, and the base substrate portion is constituted as, e.g., wiring portions for power supply and/or ground portion, and/or wiring portion for the control system. Thus, electrical isolation from the high frequency circuit portion can be realized. In accordance with the high frequency module, occurrence of electric interference of the high frequency circuit portion is suppressed so that improvement in the characteristic is realized. Since wirings for power supply and/or ground portion having sufficient area can be formed on the base substrate portion, power supply of high regulation is performed.
- The method of manufacturing a high frequency module according to the present invention includes a formation step for high frequency circuit portion for build-up forming the high frequency circuit portion on a planarized (flattened) build-up formation surface via a step of manufacturing a base substrate portion. In the manufacturing method for high frequency module, the step of manufacturing the base substrate includes a step of mounting an element body or bodies on the principal surface of a first organic substrate in which a conductive pattern or patterns is or are formed, a step of connecting a second organic substrate, in which a recessed portion is formed in correspondence with the area where the element body or bodies is or are formed at a connecting surface to the first organic substrate, to the first organic substrate in such a manner to seal the element body or bodies into the element body accommodating space portion constituted by the recessed portion and for constituting the element body accommodating space portion as a space portion in which moisture resistance characteristic and/or oxidation resistance characteristic are maintained, and a step of implementing planarization (flattening) processing to a second principal surface opposite to the connecting surface of either one of the first organic substrate and the second organic substrate to form a build-up formation surface, thus to form a base substrate portion where inactive gas is sealed within the element body accommodating space portion. In the manufacturing method for high frequency module, the step of forming the high frequency circuit portion includes a step of forming one build-up wiring layer or more in which a conductive pattern or patterns is or are formed on a dielectric insulating layer, and at least one kind of passive element or more is or are formed by the thin film technology or the thick film technology, the build-up wiring layer being via-connected to the conductive pattern or patterns and/or the element body or bodies of the first organic substrate of the base substrate portion, and a step of mounting high frequency circuit components (parts) on the build-up wiring layer of the uppermost layer, thus to form high frequency circuit portion on the build-up formation surface of the base substrate portion.
- In the manufacturing method for high frequency module according to the present invention, since element body or bodies are constituted within the wiring layer of the base substrate portion, and are directly formed within the element body accommodating space portion in which moisture resistance characteristic and/or oxidation resistance characteristic are maintained, package for maintaining moisture resistance characteristic and/or oxidation resistance characteristic, and/or for protecting the element body or bodies from mechanical load from the external is not required at the element body. As a result, miniaturization thereof can be realized and path lengths with respect to the wiring layers are shortened. Thus, high frequency module in which low loss and improvement in noise resistance characteristic have been realized is manufactured. In the manufacturing method for high frequency module, aging deterioration of the element body is maintained in a manner equivalent to the packaged state so that stable operation is performed, and occurrence of inconvenience such as damage, etc. of package resulting from evaporation of moisture immersed into the inside in reflow soldering, etc. is also prevented so that manufacturing of high frequency module is performed. Further, in the manufacturing method for high frequency module, as the result of the fact that high frequency circuit portion in which various passive elements are formed on planarized (flattened) build-up formation surface of the base substrate portion including relatively inexpensive organic substrate is formed with high accuracy, reduction of the cost can be realized, and the base substrate portion is constituted as, e.g., wiring portions for power supply and/or ground portion, and/or wiring portion for the control system so that high frequency module in which electrical isolation from the high frequency circuit portion has been realized is manufactured. In accordance with the manufacturing method for high frequency module, since occurrence of electrical interference of the high frequency circuit portion is suppressed so that the characteristic has been improved, and wirings for the power supply and/or the ground portion having sufficient area can be formed on the base substrate portion, high frequency module in which power supply of high regulation is performed is manufactured.
- Still further objects of the present invention and practical merits obtained by the present invention will become more apparent from the description of the embodiments which will be given below with reference to the attached drawings.
-
FIG. 1 is a block diagram showing a circuit configuration of a wireless communication module in which multi-band configuration has been realized. -
FIG. 2 is an essential part longitudinal cross sectional view showing a conventional wireless communication module. -
FIG. 3 is a longitudinal cross sectional view showing MEMS switch package used in the conventional wireless communication module. -
FIG. 4 is an essential part longitudinal sectional view showing a high frequency module according to the present invention. -
FIG. 5 is a longitudinal cross sectional view showing double-sided substrate used in the high frequency module according to the present invention. -
FIG. 6 is a longitudinal cross sectional view showing a step of mounting MEMS switch on the double-sided substrate. -
FIG. 7 is an essential part side view showing MEMS switch used in the high frequency module. -
FIG. 8 is a longitudinal cross sectional view showing a step of connecting organic insulating block body to the double-sided substrate. -
FIG. 9 is a longitudinal cross sectional view showing steps for wiring pattern and through-hole formed at organic insulating block body. -
FIG. 10 is a longitudinal cross sectional view showing a step of planarizing (flattening) build-up formation surface of base substrate portion. -
FIG. 11 is a longitudinal cross sectional view showing a step of forming first dielectric insulating layer of high frequency circuit portion. -
FIG. 12 is a longitudinal cross sectional view showing a step of forming first wiring layer of the high frequency circuit portion. -
FIG. 13 is a longitudinal cross sectional view showing a step of forming capacitor elements and resistor elements at the first wiring layer. -
FIG. 14 is a longitudinal cross sectional view showing a step of forming second dielectric insulating layer of the high frequency circuit portion. -
FIG. 15 is a longitudinal cross sectional view showing a step of forming second wiring layer and inductor element of the high frequency circuit portion. -
FIG. 16 is a longitudinal cross sectional view showing a step of forming protective layers at base substrate portion and the high frequency circuit portion. -
FIG. 17 is a longitudinal cross sectional view showing a step of forming electrodes at base substrate portion and high frequency circuit portion. -
FIG. 18 is an essential part longitudinal cross sectional view of high frequency module in which MEMS switch is mounted by wire-bonding method. -
FIG. 19 is a longitudinal cross sectional view showing another example of high frequency module according to the present invention. -
FIG. 20 is a longitudinal cross sectional view showing double-sided substrate used in the high frequency module. -
FIG. 21 is a longitudinal cross sectional view showing a step of forming shield layer at doubled-sided substrate. -
FIG. 22 is a longitudinal cross sectional view showing a step of forming an opening portion for connection at shield layer. -
FIG. 23 is a longitudinal cross sectional view showing a step of mounting MEMS switch at the double-sided substrate. -
FIG. 24 is a longitudinal cross sectional view showing a step of connecting organic insulating block body to the double-sided substrate. -
FIG. 25 is a longitudinal cross sectional view showing a further example of the high frequency module according to the present invention. -
FIG. 26 is a longitudinal cross sectional view showing the configuration of base substrate portion, and shows the connecting state between double-sided substrate and organic insulating block body. -
FIG. 27 is an essential part longitudinal cross sectional view showing the configuration of the base substrate portion, and shows the state where ventilation hole is closed. - Embodiments of the present invention will now be described in detail with reference to the attached drawings.
- First, a high frequency module to which the present invention has been applied will be explained. The high frequency module is used in various electronic equipments having wireless communication function, e.g., personal computers, audio equipments, various mobile equipments and/or mobile telephones, etc. and constitutes analog front end of the wireless transmitting/receiving unit.
- As shown in
FIG. 4 , thehigh frequency module 1 according to the present invention is caused to be of the so-called multi-band configuration in which the base band portion is shared with respect to the same modulation/demodulation system or the different modulation/demodulation systems, and transmission/reception of wireless signals of different frequency bands can be made. Although the detail will be described later, thehigh frequency module 1 is composed of abase substrate portion 2 formed by base substrate portion manufacturing process, and a highfrequency circuit portion 4 which is build-up formed by high frequency circuit portion manufacturing process on a build-upformation surface 3 constituted by planarizing (flattening) the first principal surface of thebase substrate portion 2. - The
high frequency module 1 comprises, although the detailed explanation is omitted, circuit units for receive signal processing system and transmit signal processing system, and has the function equivalent to the above-described conventionalwireless communication module 100. In thehigh frequency module 1, thebase substrate portion 2 constitutes the mounting surface with respect to wiring portions for the power supply system and or the control system with respect to the highfrequency circuit portion 4, or interposer (not shown). In thehigh frequency module 1,high frequency ICs 5 and chip components (parts) 6 are mounted with the uppermost layer surface of the highfrequency circuit portion 4 being as a mounting surface, and shield cover (not shown) is assembled so that the entirety of the surface is sealed. - At the
high frequency module 1, MEMS switches 7 are mounted (assembled) in the state where they are sealed within thebase substrate portion 2. By performing switching operation of the MEMS switches 7, capacity switching operations. of variable capacitor and variable reactance of the receive signal processing system or the transmit signal processing system are performed to perform control of switching of time constant so as to match frequency characteristics of receive signal and/or transmit signal. In thehigh frequency module 1, at high frequency circuit portion formation process which will be described later,capacitor elements 8,resistor elements 9 and/orinductor elements 10 are formed as film along with wiring layers within the highfrequency circuit portion 4. - The
base substrate portion 2 is formed after experiencing a MEMS switch mounting step of mounting, with a double-sided substrate 11 serving as a first organic substrate being as a base substrate, MEMS switches 7 on the double-sided substrate 11, a connecting step of connecting an organic insulatingblock body 12 serving as a second organic substrate to the double-sided substrate 11, a wiring formation step of forming wiring patterns 12 a orvias 12 b at the organic insulatingblock body 12, and a planarization (flattening) step of planarizing (flattening) the surface of the organic insulatingblock body 12 to form build-upformation surface 3, etc. At the double-sided substrate 11, as shown inFIG. 5 ,wiring patterns wiring patterns holes 11 d. - At the double-
sided substrate 11, the organic substrate 11 a is molded by thermoplastic synthetic resin having low dielectric constant and low Tan δ characteristic, i.e., satisfactory high frequency characteristic, and excellent in heat resistance characteristic, chemical resistance characteristic, moisture resistance characteristic and/or sealing resistance characteristic, e.g., polyolefine resin, liquid crystal polymer (LCP) or polyphenyl ethylene (PPE), etc. Wiring pattern formation method conventionally used, e.g., additive method, etc. is implemented to the double-sided substrate 11 so thatwiring patterns holes 11 d are formed at the face principal surface and the back principal surface of the organic substrate 11 a as shown inFIG. 5 . Patterning by plating resist is performed onto the face principal surface and the back principal surface of the organic substrate 11 a where penetration holes are formed in advance to form conductive patterns by electroless copper plating thereafter to remove plating resist. Thus, the double-sided substrate 11 is formed. - It is to be noted that the double-
sided substrate 11 may be also formed by, e.g., semi-additive method, and may be also formed by subtractive method by using copper-clad substrate. With respect to the organic substrate 11 a, as described later, moisture resistance processing and or sealing processing may be implemented so that there may be used not only the above-described substrate materials, but also base material consisting of phenol resin, bismaleimide triazine (BT-resin), polyimide, polytetrafluoroetyylene, polynorbornane (PNB), glass epoxy, ceramic or mixture of ceramic and organic material, etc. - At the double-
sided substrate 11, thefirst wiring pattern 11 b constitutes power supply circuit portion and or ground portion, etc., and thesecond wiring pattern 11 c constitutes mounting portion onto the interposer, etc. At the double-sided substrate 11, as the detail will be described later, aprotective layer 13 consisting of solder resist which covers or coats thesecond wiring pattern 11 c is formed, and an input/output terminal electrode 14 is formed. - MEMS switch mounting process by, e.g., flip-chip method is implemented to the double-
sided substrate 11. As shown inFIG. 6 ,MEMS switch 7 is mounted at a predetermined position of thefirst wiring pattern 11 b. While the fundamental configuration of theMEMS switch 7 is caused to be the same as the above-describedMEMS switch package 130, theMEMS switch 7 is used in the so-called bare state where insulatingcover 131 and/orsilicon cover 140 are not included (provided) as shown inFIG. 7 . Accordingly, theMEMS switch 7 is caused to be of the configuration in which the entirety thereof is thin as compared to theMEMS switch package 130. - At the
MEMS switch 7, as shown inFIG. 7 , a first fixedcontact 16, a second fixedcontact 17 and a thirdfixed contact 18 are formed on asilicon substrate 15, and amovable contact piece 19 in a thin-plate form and having flexibility is cantilever-supported with respect to the first fixedcontact 16. At theMEMS switch 7, connection pads 16 a, 18 a are respectively formed in a manner integral with the first fixedcontact 16 and the thirdfixed contact 18 on thesilicon substrate 15. At theMEMS switch 7, the free end of themovable contact piece 19 is opposed to the thirdfixed contact 18, and anelectrode 20 is provided at the position opposite to the second fixedcontact 17. - At the MEMS switch mounting process, as indicated by chain line in
FIG. 7 , gold ball bumps 21 are respectively formed on connection pads 16 a, 18 a of the first and thirdfixed contacts MEMS switch 7. At the MEMS switch mounting process, although the detail is omitted, nickel-gold plating is implemented onto the connection pads formed at thefirst wiring pattern 11 b of the double-sided substrate 11 to form electrodes. In this example, the electrode is formed so that the thickness of the nickel layer is 4μ to 5 μm, and the thickness of the gold layer is 0.3 μm or more. - At the MEMS switch mounting process, the MEMS switches 7 are mounted with respect to the double-
sided substrate 11 after undergone positioning in the state where thesilicon substrate 15 is caused to be at the upper side so that opposite spacing is maintained by the gold ball bumps 21. At the MEMS switch mounting process, e.g., ultrasonic wave is applied while applying pressure to the gold ball bumps 21 so that it has about several ten grams in the state where the double-sided substrate 11 is heated so that its temperature is about 80° C. to 120° C. to thereby mount MEMS switches 7 on the double-sided substrate 11. It is to be noted that the MEMS switch mounting process is not limited to such ultrasonic wave flip-chip mounting method, but MEMS switches 7 may be mounted on the double-sided substrate 11 by suitable bare chip mounting method. - At the double-
sided substrate 11, there is implemented connecting process for connecting organic insulatingblock body 12 onto the principal surface where MEMS switches 7 are mounted. The organic insulatingblock body 12 is also molded by thermoplastic synthetic resin having low dielectric constant and low Tan δ characteristic, i.e., satisfactory high frequency characteristic, and excellent in heat resistance characteristic, chemicals resistance characteristic or moisture resistance characteristic, e.g., polyolefine resin, liquid crystal polymer (LCP) or polyphenyl ethylene (PPE), etc. Moreover, as material of the organic insulatingblock body 12, there may be also used, e.g., phenol resin, bismaleimide triazine (BT-resin), polyimide, polytetrafloroethylene, polynorbornane (PNB), glass epoxy, ceramic or mixture of ceramic and organic material, etc. The organic insulatingblock body 12 is formed as a rectangular block body having outer appearance sufficient to cover the entire surface of the double-sided substrate 11 and thickness slightly larger than height of theMEMS switch 7. - At the organic insulating
block body 12, as shown inFIG. 8 , a recessedportion 22 having opening shape sufficient to coverMEMS switch 7 is formed at the connecting portion to the double-sided substrate 11. As the result of the fact thatmetallic shield layer 23 is formed as film at the internal surface of the recessed portion, the recessedportion 22 is constituted so that moisture resistance characteristic and/or sealing characteristic are maintained in the state where the MEMS switch is covered as described later. Themetallic shield layer 23 is formed as film by, e.g., the MID method (Molded Interconnect Device) of three-dimensionally forming electric circuits with respect to resin molded body by plating, etc. Themetallic shield layer 23 may be formed as film by the deposition process. - At the connection process, the double-
sided substrate 11 and the organic insulatingblock body 12 which have been described above are delivered to inactive gas atmosphere, e.g., nitric box, etc. to implement, e.g., ultrasonic wave welding method, etc. in the state where the organic insulatingblock body 12 is caused to overlap with the double-sided substrate 11 after undergone positioning as shown inFIG. 8 to integrate them. The double-sided substrate 11 and the organic insulatingblock body 12 seal MEMS switches 7 within the MEMS switch accommodatingspace portion 24 constituted by recessedportion 22 in the connected state. - At the connecting step, since the double-
sided substrate 11 and the organic insulatingblock body 12 are connected within the nitric box as described above, nitric gas is sealed into the MEMS switch accommodatingspace portion 24. Accordingly, the MEMS switches 7 are mounted within the MEMS switch accommodatingspace portion 24 in the state where moisture resistance characteristic and oxidation resistance characteristic are maintained. From this fact, oxidation of respective components and/or sticking ofmovable contact piece 19, etc. are prevented. Thus, improvement in durability and operating stability can be realized. In addition, since the MEMS switches 7 are caused to undergo so-called bare mounting, miniaturization and thin structure of thehigh frequency module 1 can be realized, and the MEMS switches 7 are protected also with respect to mechanical load from the outside, etc. - Since the
high frequency module 1 has excellent moisture resistance characteristic in such a manner that moisture is prevented from being immersed into the MEMS switch accommodatingspace portion 24, it is possible to prevent such an accident that moisture immersed at the time of reflow soldering process is evaporated as described later so that the MEMS switch accommodating portion is burst. At thehigh frequency module 1, sincemetallic shield layer 23 is formed at the internal surface of the recessedportion 22 so that the MEMS switch accommodatingspace portion 24 is constituted as electromagnetic shield space portion. As a result, influence of electromagnetic noise on the MEMS switches 7 is reduced. Thus, stable operation can be performed. - As shown in
FIG. 9 , wiring formation process is implemented to the organic insulatingblock body 12 so that predetermined wiring patterns 12 a are formed on theprincipal surface 12 d and vias 12 b for realizing connection to thefirst wiring pattern 11 b of the double-sided substrate 11 are formed. At the wiring formation step, via holes are formed at predetermined positions of the organic insulatingbody 12 with thefirst wiring pattern 11 b being as a stopper by drill method, laser method or plasma method, etc. to implement desmear processing to the respective via holes. At the wiring formation step, wiring pattern formation method generally performed, e.g., additive method or semi-additive method, etc. is implemented to thereby form wiring patterns 12 a on theprincipal surface 12 d as shown inFIG. 9 . In addition, at the wiring formation step, electrically conductive processing is implemented into the via holes along with wiring patterns 12 a. Thereafter, cover formation is performed by the plating method. Thus, vias 12 b are formed. - Planarization (flattening) process is implemented to the double-
sided substrate 11 and the organic insulatingblock body 12 so thatbase substrate portion 2 having flat build-upformation surface 3 is formed as shown inFIG. 10 . At the organic insulatingblock body 12, wiring patterns 12 a are coated so that an insulatingresin layer 25 having a predetermined thickness is formed, and polishing processing is implemented to the insulatingresin layer 25. Also at the double-sided substrate 11,second wiring pattern 11 c is coated so that an insulatinglayer 26 having a predetermined thickness is formed, and polishing processing is implemented to the insulatinglayer 26. For polishing processing, polishing material consisting of, e.g., mixed liquid of alumina and silica is used. The insulatingresin layer 25 and the insulatingresin layer 26 are polished until the wiring pattern 12 a and thesecond wiring pattern 11 c are exposed. - It should be noted that polishing processing may be performed in such a manner that the insulating
resin layer 26 is left at a slight thickness without exposing thesecond wiring pattern 11 c with respect to the double-sided substrate 11 side thus to protect thesecond wiring pattern 11 c from chemicals or mechanical or thermal load at high frequency circuit portion manufacturing step which will be described later. The insulatingresin layer 26 is removed in forming input/output electrodes 14 on the double-sided substrate 11. With respect to the polishing processing, the insulatingresin layer 25 and the insulatingresin layer 26 are polished by dry etching method, e.g., Reactive Ion Etching (RIE) or Plasma Etching (PE), etc. so that they are planarized (flattened). - While the
base substrate portion 2 is manufactured via the above-described respective process steps with the double-sided base 11 being as base, the manufacturing process is not limited to such process. A large number ofbase substrate portions 2 may be manufactured at the same time on the work of 8 cm or more, for example. The fundamental process for thebase substrate portion 2 is caused to be the conventional manufacturing process for multi-layer wiring base so that the manufacturing process for multi-layer wiring board can be also applied. Thus, large scale plant and equipment investment becomes unnecessary. While thebase substrate portion 2 is manufactured with relatively inexpensive double-sided base 11 being as base, suchbase substrate portion 2 may be also manufactured with a suitable base such as. further inexpensive copper-clad base or substrate to which copper foil with resin is connected, etc. being as base. - High frequency circuit portion formation process is implemented to the
base substrate portion 2 which has been manufactured via the above-described process steps so that highfrequency circuit portion 4 is formed on the build-upformation surface 3 of the organic insulatingblock body 12. The high frequency circuit portion formation process includes a first dielectric insulating layer formation step, a first metallic thin film layer formation step, and a first wiring layer formation step. At the first wiring layer formation step,capacitor element 8 andresistor element 9 are formed as film as described later. The high frequency circuit portion formation step includes a second dielectric insulating layer formation step, a second metallic thin film layer formation step, a second wiring, layer formation step, a resist layer formation step, and a parts (components) mounting step. At the second wiring layer formation step, aninductor element 10 is formed as film as described later. - As shown in
FIG. 4 , the highfrequency circuit portion 4 is comprised of five layer structure of a first dielectric insulatinglayer 27, afirst wiring layer 28, a second dielectric insulatinglayer 29, asecond wiring layer 30, and aprotective layer 31 for coating and protecting thesecond wiring layer 30. At the high frequency circuit portion formation step, in the case where the highfrequency circuit portion 4 is caused to be of multi-layer configuration, a necessary number of dielectric insulating layer formation steps and wiring layer formation steps are repeated. - At the high
frequency circuit portion 4, as shown inFIG. 4 , thefirst wiring layer 28 is interlayer-connected to thefirst wiring pattern 11 b of thebase substrate portion 2 side through via 32 and via 12 b. At the highfrequency circuit portion 4, thefirst wiring layer 28 andsecond wiring layer 30 are interlayer-connected through via 33. At the highfrequency circuit portion 4,capacitor element 8 andresistor element 9 are formed as film within thefirst wiring layer 28. At the highfrequency circuit portion 4,inductor element 10 is formed as film within thesecond wiring layer 30. In this example, shield cover (not shown) is assembled onto the surface of the highfrequency circuit portion 4 as occasion demands so that the influence of electromagnetic noise is excluded. - Then, the manufacturing process for the high
frequency circuit portion 4 will be explained in detail with reference toFIGS. 11 to 17 . At the first dielectric insulating layer formation step, insulating dielectric material is coated onto the build-upformation surface 3 of thebase substrate portion 2 to form, as film, first dielectric insulatinglayer 27 as shown inFIG. 11 . As the insulating dielectric material, there is used, similarly to thebase substrate 5, organic insulating base material excellent in the high frequency characteristic, and excellent in heat resistance characteristic, chemicals resistance characteristic and strong heat resistance characteristic of at least 160° C. or more. As the insulating dielectric material, there are used, e.g., benzocyclobutene (BCB), polyimide, polynorbornane (PNB), liquid crystal polymer (LCP), bismaleimide triazine (BT-resin), polyphenyl ethylene (PPE), epoxy resin and/or acrylic resin. As the film formation. method, spin-coat method, curtain-coat method, roll-coat method or dip-coat method in which coating uniformness and thickness controllability are maintained, etc. are applied. - At the first dielectric-insulating
layer 27, as shown inFIG. 11 , there are formed a large number of viaholes 32 communicating with electrode portions formed at thefirst wiring pattern 11 b of thebase substrate portion 2 side. In the case where photosensitive resin is used as insulating dielectric material, respective viaholes 32 are formed by the photolithographic method with a mask formed into a predetermined patterning being attached to the first dielectric insulatinglayer 27. In the case where non-photosensitive resin is used as insulating dielectric material, respective viaholes 32 are formed by implementing dry etching method, e.g., Reactive Chemical Etching, etc. to the first dielectric insulatinglayer 27 with, e.g., photo-resist or metallic film of gold, etc. being as mask. - At the first metallic thin film formation step, as shown in
FIG. 12 , metallicthin film layer 34 of Cu, Al, Pt, Au, etc. is formed as thin film by, e.g., sputtering method, etc., on the first dielectric insulatinglayer 27. At the first metallic thin film formation process, in order to improve tightness between the first dielectric insulatinglayer 27 and the metallicthin film layer 34, e.g., metallic thin film of Cr, Ni, Ti, etc. may be formed as barrier layer. The metallicthin film layer 34 is composed of two layers of, e.g., Ti layer having thickness of 50 nm and Cu layer having thickness of 500 nm, and is formed as film over the entire surface of the principal surface of the first dielectric insulatinglayer 27. - The first wiring layer formation process includes a step of implementing etching to the portion where the
resistor element 9 is formed with respect. to metallicthin film layer 34, a step of formingTaN layer 35 over the entire surface thereof, a step of implementing anodic oxidation processing to the area whereresistor element 9 is formed of theTaN layer 35 to formTaO layer 36, and a step of removing theTaN layer 35 and the metallicthin film layer 34 which are unnecessary to perform a predetermined patterning to formfirst wiring layer 28. At the first wiring layer formation process, etching processing for performing removal by using, e.g., etching liquid consisting of mixed acid of nitric acid, sulphoric acid, and acetic acid is implemented to metallicthin film layer 34 corresponding to the area where theresistor element 9 is formed. At the first wiring layer formation process,TaN layer 35 is formed as film as shown inFIG. 12 by, e.g., sputtering method, etc. in such a manner to coat the entire surface of the metallicthin film layer 34 including the area where theresistor element 9 is formed. - The
TaN layer 35 acts as resistor within the area where the metallicthin film layer 34 has been removed to thereby constituteresistor element 9 within thefirst wiring layer 28. TheTaN layer 35 acts as the base of tantalum oxide (TaO) dielectric film formed by anodic oxidation in forming, as film,capacitor element 8 as described later. The TaN later 35 is formed as film on the first dielectric insulatinglayer 27 or the metallicthin film layer 34 by, e.g., sputtering method so that its thickness is equal to about 20 μm. It is to be noted that Ta thin film may be used as theTaN layer 35. - At the first wiring layer formation process, there is implemented a processing which forms mask layer for anodic oxidation for allowing lower electrode of the area where the
capacitor element 8 is formed to be faced toward the outside by opening portion and for coating (covering) other portions. At the anodic oxidation mask layer, e.g., photoresist in which patterning can be easily performed is used and it is only required that the coated portion can maintain sufficient insulating property with respect to applied voltage at the time of anodic oxidation processing of the subsequent step. Thus, the oxidation mask layer is formed so that its thickness is equal to several μm to several ten μm. It is to be noted that the anodic oxidation mask layer may be formed by patterning by using other insulating material by which. thin film can be formed, e.g., silicon oxside material (SiO2). - At the first wiring layer formation process, mask layer for anodic oxidation is formed as film thereafter to perform anodic oxidation processing to selectively perform anodic oxidation of the
TaN layer 35 corresponding to the lower electrode of thecapacitor element portion 8 exposed from the opening portion. At the anodic oxidation processing, e.g., ammonium borate is used as electrolytic solution, and voltage of 50v to 200v is applied. The applied voltage is suitably adjusted in order to form film thickness of TaO dielectric film formed in correspondence with opening portion of the anodic oxidation mask layer so as to have a desired thickness. At the first wiring layer formation process, theTaN layer 35 corresponding to the opening portion is selectively oxidized by the anodic oxidation processing to formTaO layer 36 serving as dielectric material ofcapacitor element 8 which will be described later. - At the first wiring layer formation process, photolithographic processing is implemented to the anodic oxidation mask layer functioning as photoresist layer, and the unnecessary portion of metallic
thin film layer 34 is removed by etching processing so that predeterminedfirst wiring layer 28 is formed as shown inFIG. 13 . At the first wiring layer formation step,upper electrode 37 consisting of Ti-Cu film formed by sputtering method, etc. on theTaO layer 36 in the state where the anodic oxidation mask layer has been removed is formed as film, andcapacitor element 8 is formed within thefirst wiring layer 28. It is to be noted that while the metallicthin film layer 34 is formed by Cu thin film having small line loss at the high frequency band as described above, such metallic thin film layer may be. formed by metallic thin film of, e.g., Al, Pt or Au having tolerance with respect to the etching liquid. - While
TaN layer 35 is caused to selectively undergo anodic oxidation in correspondence with the portions where thecapacitor element 8 and theresistor element 9 are formed of the metallicthin film layer 34 through the anodic oxidation mask at the first wiring layer formation process, the first wiring layer formation process is not limited to such process. While photo-resist is used as. anodic oxidation mask layer at the first wiring layer formation process, in the case where silicon oxide material is used, photo-resist is coated on to the anodic oxidation mask in performing patterning of thefirst wiring layer 28 so that photolithographic processing is implemented. In addition, at the first wiring layer formation step, anodic oxidation of TaN layer may be also performed over the entire surface thereafter to perform patterning of formed TaN+TaO layer. At the first wiring layer formation step, in the case where such processing is implemented, the surface of the TaN layer formed at the corresponding portion of theresistor element 9 is also caused to undergo anodic oxidation, whereby the oxidation film maintains theresistor element 9 as protective film for a long term. - A second dielectric insulating layer formation step by insulating dielectric material similar to the same process as the formation process for the above-described first dielectric insulating
layer 27 to the principal surface of thefirst wiring layer 28 so that second dielectric insulatinglayer 29 having uniform thickness is formed as film. At the second dielectric insulating layer formation step, a large of viaholes 33 communicating with electrode portions formed at thefirst wiring layer 28 are formed as shown inFIG. 14 . A second wiring layer formation step is implemented to the second dielectric insulatinglayer 29. - The second wiring formation process consists of a step of forming, as film, metallic thin film layer, a patterning step for the metallic thin film layer, and a step of implementing electrolytic plating processing with respect to the metallic thin film pattern, etc. At the metallic thin film layer formation step, Ti—Cu layer is formed as film on the principal surface thereof by the sputtering method, etc. similarly to the formation step for metallic
thin film layer 34 of the above-described first wiring layer formation process. At the patterning step, photo-resist is coated onto the entire surface of the metallic thin film layer thereafter to implement photolithographic processing to thereby form wiring pattern corresponding to thesecond wiring layer 30 as shown inFIG. 15 . - At the electrolytic plating step, e.g., resist layer for plating having thickness of about 12 μm is formed as pattern onto the metallic thin film layer thereafter to perform electrolytic copper plating with the metallic thin film layer being as electrolyte take-out electrode. At the metallic thin film layer, copper plating layer of about 10 μm or more is lift-up formed at opening portion of the plating resist layer. At the electrolytic plating step, the plating resist layer is removed by rinse, and, e.g., wet etching processing is implemented to remove unnecessary metallic thin film layer to thereby form, as film,
second wiring layer 30 consisting of predetermined pattern by the copper plating layer. At the second wiring layer formation step,inductor element 10 is formed as film at a portion of thesecond wiring layer 30 by the above-described electrolytic plating step. As the result of the fact that theinductor element 10 is formed as thick film by the electrolytic plating method, the inductor element is formed as film with a film thickness sufficient to have a predetermined characteristic. - Protective layer formation process is implemented to the second.
wiring layer 30 so thatprotective layer 31 is formed as film on the principal surface thereof. Theprotective layer 31 is formed as the result of the fact that protective layer material, e.g., solder resist or interlayer insulating layer material, etc. is uniformly coated by the spin-coat method, etc. At the second wiring layer formation process, mask coating processing and photolithographic processing are implemented to theprotective layer 31 so that a large number of openingportions 38 are formed in correspondence with electrodes 30 a formed at thesecond wiring layer 30 as shown inFIG. 16 . At the second wiring layer formation process, e.g., electroless Ni—Au plating processing or Ni—Cu plating processing, etc. is implemented to electrodes 30 a exposed through the openingportions 38 to thereby form, as film, Ni—Au layer on the electrode 30 a as shown inFIG. 17 to perform electrode formation. - On the other hand,
second wiring pattern 11 c formed at the bottom surface side of the double-sided substrate 1 is coated (covered) as described above as shown inFIG. 16 so thatprotective layer 13 is formed. Similarly to theprotective layer 31 of the above-described highfrequency circuit portion 4 side, solder resist, etc. is uniformly coated by the spin-coat method, etc. on theprotective layer 13 so that theprotective layer 13 thus coated is formed. It is to be noted that theprotective layer 13 and theprotective layer 31 may be also formed at the same time by, etc., dip method. Similarly to the formation process for openingportion 38, mask coating processing and photolithographic processing are implemented to theprotective layer 13 so that a large number of openingportions 39 are formed in correspondence with electrodes formed on thesecond wiring pattern 11 c as shown inFIG. 16 . At thebase substrata portion 2, electroless Ni—Au plating processing is implemented onto the electrodes of thesecond wiring pattern 11 c through the openingportion 39 so that input/output terminal electrode 14 is formed. - At the high
frequency circuit portion 4 laminated and formed on thebase substrate portion 2 via the above-mentioned process steps, as shown inFIG. 4 , high frequency ICs5 and chip components (parts) 6 are mounted from electrodes 30 a onto theprotective layer 31 by suitable surface mounting method such as film-chip method, etc. At the mounting step, gold bumps 41 are provided at respective connecting pads of which details are omitted of thehigh frequency ICs 5 and chip components (parts) 6, and thehigh frequency ICs 5 and the chip component (part) 6 are mounted, by the printing method, etc., in the state where they are caused to undergo positioning with respect to highfrequency circuit portion 4 to which solder is delivered. At the mounting step, reflow soldering is implemented in the state so thathigh frequency ICs 5 andchip components 6 are electrically connected onto the highfrequency circuit portion 4 and are mounted thereon. Thus,high frequency module 1 is manufactured. In this example, at the mounting step, rinsing step is implemented as occasion demands, andunderfill resin 42 is filled betweenhigh frequency IC 5 and theprotective layer 31 as shown inFIG. 4 . - The
high frequency module 1 which has been manufactured via the above-mentioned process steps is mounted, by suitable mounting method, at interposer (not shown), etc. through input/output terminal electrode 14 of thebase substrate portion 2. Thehigh frequency module 1 is mounted after undergone positioning on the interposer to which solder is delivered onto the connection electrodes in the state where, e.g., gold bumps are provided at the input/output terminal electrode 14, and is mounted thereon by implementing reflow soldering. - As the result of the fact that MEMS switches 7 which can change capacity characteristic of antenna and/or filter to realize multi-band function are sealed at the inside of the
base substrate portion 2 within the nitric gas atmosphere in the state where moisture resistance characteristic and oxidation resistance are maintained as described above, improvements in the operating characteristic and durability of theMEMS switch 7 can be realized. At thehigh frequency module 1, as the result of the fact that MEMS switches 7 are provided at the inside of thebase substrate portion 2, path lengths with respect to respective wiring layers are shortened. Thus, low loss and improvement in noise resistance characteristic can be realized. As the result of the fact that MEMS switches 7 which are not packaged are used, thehigh frequency module 1 can be miniaturized and is permitted to be of the thin structure. - At the
high frequency module 1, there is formed, with high accuracy, highfrequency circuit portion 4 in whichpassive elements 8 to 10 are formed as film on the planarized (flattened) build-upformation surface 3 of thebase substrate portion 2 having relatively inexpensive double-sided substrate 11. Accordingly, at thehigh frequency module 1, improvement in the characteristic and reduction of cost can be realized, and thebase substrate portion 2 is. constituted as wiring portions for the power supply and/or the ground portion or wiring portions for the control system so that electrical isolation from the highfrequency circuit portion 4 can be realized. At thehigh frequency module 1, occurrence of electrical interference of the highfrequency circuit portion 4 is suppressed so that improvement in the characteristic can be realized. In addition, since wirings for power supply and/or ground portion having sufficient area can be formed on thebase substrate portion 2, power supply of high regulation can be performed. - While, in the above-described
high frequency module 1, MEMS switches 7 are flip-chip mounted with respect to thefirst wiring pattern 11 b of the double-sided substrate 11, and are accommodated within MEMS switch accommodatingspace portion 24 constituted within thebase substrate portion 2, the present invention is not limited to such configuration. At ahigh frequency module 45 shown inFIG. 18 ,MEMS switch 7 is accommodated within the MEMS switch accommodatingspace portion 24 in the state connected to the double-sided substrate 11 by the wire bonding method. It is to be noted that since thehigh frequency module 45 is common to the above-describedhigh frequency module 1 in other configuration except for mounting method forMEMS switch 7, common reference numerals. are respectively attached to common portions, and their detailed explanation will be omitted. - At the
MEMS switch 7, e.g., adhesive agent is coated onto the bottom surface ofsilicon substrate 15. Thus, as shown inFIG. 18 , theMEMS switch 7 is connected thereto in the state mounted after undergone positioning within mounting area of the double-sided substrate 11. At theMEMS switch 7, wire bonding method is implemented to the portions between connection pads 16 a, 18 a for first andthird contacts first wiring patterns 11 b so that those connection pads are respectively connected bywires 46. - The
high frequency module 45 is only required that the MEMS switch accommodatingspace portion 24 has length sufficient to hold the operating area of themovable contact piece 19 of theMEMS switch 7, thus to realize. thin structure. In this example, at the double-sided substrate 11, connection pads of thefirst wiring pattern 11 b are formed in a manner to surround the mounting area of theMEMS switch 7. - In a
module board 50 shown inFIGS. 19 to 24 , glass epoxy having slightly low moisture absorption characteristic or base material in which ceramic fillers are dispersed, which is used as base material of organic wiring board, may be used as material of a double-sided substrate 51. As described later, themodule board 50 is characterized in the configuration in which ashield layer 52 is formed on at least oneprincipal surface 51 a of the double-sided substrate 51. Since themodule board 50 is common to the above-describedbase substrate portion 2 in the fundamental configuration, common reference numerals are respectively attached to common portions and their detailed explanation will be omitted. - At the double-
sided substrate 51, as shown inFIG. 20 , afirst wiring pattern 11 b and asecond wiring pattern 11 c are respectively formed on the faceprincipal surface 51 a and the backprincipal surface 51 b. At the double-sided substrate 51, as shown inFIG. 21 ,shield layer 52 is formed on the firstprincipal surface 51 a on which MEMS switches 7 are mounted in such a manner to cover the entire surface thereof. Theshield layer 52 consists of, e.g., silicon oxide (SiO2) film, silicon nitride (Si3N4) film, silicon carbide (SiC) film, boron nitride (BN) film, or Diamond Like Carbon (DLC) film having moisture resistance characteristic and non-transmission characteristic of active or activated gas molecule such as oxygen, etc., i.e., oxidation resistance characteristic. - The
shield layer 52 is formed as film by the above-described material, whereby theshield layer 52 can be formed as film under low temperature condition of about 100° C. such that out-gas is not produced from the double-sided substrate 51 at the time of film formation. Theshield layer 52 is formed as silicon oxide film or silicon carbide film by, e.g., sputtering method. Theshield layer 52 is formed as silicon nitride film by Chemical Vapor Deposition (CVD) method under the light assist environment, or is formed as DLC film by the CVD method. - Photo-resist is coated onto the entire surface of the
shield layer 52 thereafter to implement photolithographic processing, and openingportions 53 are formed at portions corresponding to connection pads of thefirst wiring pattern 11 b as shown inFIG. 22 . Nickel-gold plating is implemented to the connection pads through the openingportions 53 so that electrodes are formed. - At the double-
sided substrate 51, as shown inFIG. 23 ,MEMS switch 7 is mounted on the firstprincipal surface 51 a. The mounting of the MEMS switches 7 is performed by, e.g., flip-chip method similarly to the above-described first embodiment. At theMEMS switch 7, gold ball bumps 21 are respectively formed on the first fixedcontact 16 and the thirdfixed contact 18, and these gold ball bumps 21 are forced to connection pads of thefirst wiring pattern 11 b through openingportions 53 to apply ultrasonic wave thereto in the heated state so that the MEMS switches 7 is mounted on the double-sided substrate 51 as shown inFIG. 23 . - At the double-
sided substrate 51, organic insulatingblock body 54 shown inFIG. 24 is connected onto the firstprincipal surface 51 a. Also as material of the organic insulatingblock body 54, there may be used glass epoxy having relatively low moisture absorption characteristic or base material in which ceramic fillers are dispersed, which is used as base material of general wiring board. Thus, the organic insulatingblock body 54 is also molded as rectangular block having outer appearance sufficient to cover (coat) the entire surface of the double-sided substrate 51. and thickness slightly larger than height of theMEMS switch 7. At the organic insulatingblock body 54, a recessedportion 55 having opening shape sufficient to cover theMEMS switch 7 is formed at the connecting surface 54 a to the double-sided substrate 51. As described later, in the state where the organic insulatingblock body 54 is connected onto the double-sided substrate 51, the recessedportion 55 constitutes MEMS switch accommodating space portion which seals MEMS. switch therewithin under the condition where moisture resistance characteristic and oxidation resistance characteristic are maintained. - At the organic insulating
block body 54,shield layer 56 is formed as film on the entire surface of connecting surface 54 a including recessedportion 55 similarly to theshield layer 52 of the above-described double-sided substrate 51 side. It is to be noted that since theshield layer 56 is formed also at the internal surface of the recessedportion 55,such shield layer 56 may be constituted by, e.g., metallic plating layer formed as film by the MID method. At the organic insulatingblock body 54,adhesive agent layer 57 is coated and formed at the connecting surface 54 a except for the recessedportion 55. As the adhesive agent layer, there is used ultrasonic hardening type adhesive agent or thermo-hardening type adhesive agent which is generally used in the manufacturing process for multi-layer substrate. It is to be noted that in the case where the ultrasonic hardening type adhesive agent is used, the organic insulatingblock body 54 has ultraviolet ray transmission characteristic. - The double-
sided substrate 51 and the organic insulatingblock body 54 which have been described above are connected in combination after they are caused to undergo positioning to each other in such a manner to accommodateMEMS switches 7 at the inside of the recessedportion 55 within nitric box to thereby manufacturemodule board 50 shown inFIG. 19 . At themodule board 50, the recessedportion 55 constitutes MEMS switch accommodating space portion in which moisture resistance characteristic and oxidation resistance characteristic are maintained by theshield layer 52 and the shield-layer 56 to seal the MEMS switches 7. At themodule board 50, since the double-sided substrate 51 and/or the organic insulatingblock body 54 are formed by relatively inexpensive material, reduction of cost can be realized. - At the
module board 50, asuitable wiring pattern 58 is formed on the principal surface of the organic insulatingblock body 54. Thewiring pattern 58 is interlayer-connected to thefirst wiring pattern 51 a through via 59. Planarization (flattening) processing is implemented to the principal surface where thewiring pattern 58 is formed of thewiring pattern 58, and the above-described highfrequency circuit portion 4 is laminated and formed to constitute high frequency module. It is to be noted that, at themodule board 50, e.g., ultrasonic welding method, etc. may be implemented to the double-sided substrate 51 and the organic insulatingblock body 54 to thereby integrate them. At themodule board 50, either one of the double-sided substrate 51 and the organic insulatingblock body 54 may be molded by material excellent in the heat resistance characteristic, the chemicals resistance characteristic or moisture resistance characteristic similarly to materials of the double-sided substrate 11 or the organic insulatingblock body 12 of the above-describedbase substrate portion 2 to thereby allow the shield layer to be unnecessary. Even in the case where themodule board 50 is molded by such material, shield layer is formed so that further improvement in the reliability can be realized. - At the
base substrate portion 2 and themodule board 50 which have been described above, the step of mountingMEMS switch 7 and the step of connecting the double-sided substrates block bodies space portions - Then, at a
high frequency module 60 shown inFIGS. 25 and 27 , aventilation hole 63 is formed at the double-sided substrate 62 in which the organic insulatingblock body 12 is connected to constitute abase substrate portion 61. At thehigh frequency module 60, the step of mountingMEMS switch 7 and the step of connecting the double-sided substrate 62 and the organic insulatingblock body 12 are performed under the atmospheric environment. Since other configurations of thehigh frequency module 60 are equivalent to those of the above-describedhigh frequency module 1, the same reference numerals are respectively attached to corresponding portions, and their explanation will be omitted. - At the double-
sided substrate 62, as shown inFIG. 26 ,MEMS switch 7 is mounted by the flip-chip method on the principal surface thereof. The step of mountingMEMS switch 7 is performed under the atmospheric environment. At the double-sided substrate 62, as shown inFIG. 26 ,ventilation hole 63 which penetrates the face principal surface and the back principal surface thereof is formed at the area whereMEMS switch 7 is mounted. At the double-sided substrate 62, organic insulatingblock body 12 is connected onto the principal surface thereof via the step of mountingMEMS switch 7 to constitutebase substrate portion 61. The step of connecting the organic insulatingblock body 12 is also performed under the atmospheric environment. - At the
base substrate portion 61, theventilation hole 63 communicates with the MEMS switch accommodatingspace portion 24 in this state, and the MEMS switch accommodatingspace portion 24 is placed in the atmospheric environment. At thebase substrate portion 61, although not shown, the ventilation unit is connected to the ventilation hole, and air vent (deflating) operation within the MEMS switch accommodatingspace portion 24 is performed through theventilation hole 63. At thebase substrate portion 61, the inside of the MEMS switch accommodatingspace portion 24 is placed in substantially vacuum state by the ventilation unit. Thereafter, filling operation of nitric gas is performed. - At the
base substrate portion 61, nitric gas is filled into the MEMS switch accommodatingspace portion 24 thereafter to fillfiller 64 such as metal, glass excellent in air-tightness or resin, etc. intoventilation hole 63 from the bottom surface side of the double-sided substrate 62 to thereby close theventilation hole 63 as shown inFIG. 27 . At thebase substrate portion 61, nitric gas is hermetically introduced or filled. into the MEMS switch accommodatingspace portion 24 to thereby accommodate the MEMS switches 7 in the state where moisture resistance characteristic and oxidation resistance characteristic are maintained. In this example, polishing processing is implemented also tofiller 64 along with insulatingresin layer 26 formed by coating solder resist, etc. also with respect to the bottom surface side of the double-sided substrate 62 so that the entirety of thebase substrate portion 61 is planarized (flattened). - At the
base substrate portion 61 manufactured as described above, wiring pattern 12 a is formed on the principal surface of the organic insulatingblock body 12, and insulating resin layer is formed as film and polishing processing is implemented thereto so that planarized (flattened)buildup formation surface 3 is formed. At thebase substrate portion 61, highfrequency circuit portion 4 is laminated and formed on the build-upformation surface 3. In addition,high frequency ICs 5 and chip components (parts) 6 are mounted on the highfrequency circuit portion 4 to manufacturehigh frequency module 60. - It is to be noted that while
ventilation hole 63 is formed at the double-sided substrate 62 in thehigh frequency module 60, ventilation hole may be formed at the organic insulatingblock body 12 side. Since the organic insulatingblock body 12 constitutes build-up formation surface of which principal surface has been planarized (flattened) and highfrequency circuit portion 4 is laminated and formed thereon, polishing processing is implemented also to filler for closing ventilation holes, the organic insulatingblock 12 is planarized (flattened). - It is to be noted that while, in the above-described respective examples, MEMS switch accommodating
space portion 24 is formed within thebase substrate portion 2 to seal the MEMS switch in the state where moisture resistance characteristic and oxidation resistance characteristic are maintained, the present invention is not limited to such configuration (implementation). The high frequency module may be adapted so that, element body, e.g., Surface Acoustic Wave element (SAW) having movable portion, etc. may be sealed along withMEMS switches 7 as element body within the MEMS switch accommodatingspace portion 24. It is a matter of course that the high frequency module may be adapted so that Surface Acoustic Wave element may be sealed at accommodating space portion formed similarly to the MEMS switch accommodatingspace portion 24 within thebase substrate portion 2. - At the high frequency module according to the present invention, not only element body having movable portion, but also IC chips or LSI chips for micro wave or mili wave in which, e.g., resin coat is implemented so that the characteristic is considerably deteriorated may be sealed as element body at accommodating space portion formed within the
base substrate portion 2. Such accommodating space portion is also formed in the state where moisture resistance characteristic is maintained similarly to the MEMS switch accommodatingspace portion 24 so that the element body is permitted to exhibit sufficient characteristic and protection can be made with respect to mechanical load from the external, etc. so that there is also no possibility that damage, etc. at the time of reflow soldering may take place. - It is to be noted that while the invention has been described in accordance with preferred embodiments thereof illustrated in the accompanying drawings and described in detail, it should be understood by those ordinarily skilled in the art that the invention is not limited to embodiments, but various modifications, alternative constructions or equivalents can be implemented without departing from the scope and spirit of the present invention as set forth by appended claims.
- As described above, in accordance with the present invention, since element body is constituted at the inside of the wiring layer, and element body is directly formed within element body accommodating space where the moisture resistance characteristic and oxidation resistance characteristic are maintained, package for maintaining moisture resistance characteristic and/or oxidation resistance characteristic, and/or for protecting the element body or bodies from mechanical load from the external is not required at the element body. As a result, miniaturization thereof can be realized and path length with respect to the wiring layer is shortened. Thus, board device for module in which low loss and improvement in noise resistance characteristic have been realized can be obtained. Moreover, in accordance with the present invention, aging deterioration of the element body is maintained in a manner equivalent to the packaged state so that stable operation is performed, and occurrence of inconvenience such as damage, etc. by evaporation of moisture immersed into the inside of the element body accommodating space portion. is prevented in. implementing reflow soldering, etc. Thus, high accuracy module board device can be efficiently obtained.
- Further, in accordance with the present invention, since the MEMS switch which can change capacity characteristic of antenna and/or filter to realize multi-band function, and/or element body of which characteristic is deteriorated by resin coating, etc. are constituted within the wiring layer of the base substrate portion, and are directly formed at the element body accommodating space portion in which moisture resistance characteristic and/or oxidation resistance characteristic are maintained, package for maintaining moisture resistance characteristic and/or oxidation resistance characteristic, and/or protecting the element body or bodies from mechanical load from the external is not required at the element body. As a result, miniaturization thereof can be realized and path length with respect to wiring length is shortened. Thus, high frequency module in which low loss and improvement in noise resistance characteristic have been improved can be obtained. Furthermore, in accordance with. the present invention, aging deterioration of element body is maintained in a manner equivalent to the packaged state so that stable operation is performed, and occurrence of inconvenience such as damage, etc. of package by evaporation of moisture immersed into the inside is also prevented in reflow soldering, etc. Thus, high accuracy high frequency module can be efficiently obtained. Still furthermore, in accordance with the present invention, high frequency circuit portion in which various passive elements are formed on the planarized (flattened) build-up formation surface of the base substrate portion including relatively inexpensive organic substrate is formed with high accuracy. As a result, reduction of the cost can be realized, and the base substrate portion is constituted as, e.g., wiring portions for power supply and/or ground portion, and/or, wiring portion for the control system so that high frequency module in which electric isolation from the high frequency portion has been realized can be obtained. In accordance with the present invention, occurrence of electric interference of the high frequency circuit portion is suppressed so that improvement in the characteristic can be realized, and wirings for power supply and/or ground portion having sufficient area can be formed at the base substrate portion. From this fact, high frequency module in which power supply of high regulation is performed can be obtained.
Claims (15)
1.-10. (canceled)
11. A method of manufacturing a module board device, including:
a step of mounting one element body or more onto the principal surface of a first organic substrate in which a conductive pattern or patterns has or have been formed; and
a step of connecting a second organic substrate, in which a recessed portion is formed in correspondence with the area where the element body or bodies is or are mounted at a connecting surface to the first organic substrate in such a manner to seal the element body or bodies into an element body accommodating space portion constituted by the recessed portion so that the element body accommodating space portion is constituted as a space portion in which moisture resistance characteristic and oxidation resistance characteristic are maintained,
a step of forming an insulating resin layer onto the entire surface of at least one second principal surface of the first organic substrate and the second organic substrate of the side opposite to a surface where the first organic substrate and the second organic substrate are connected to each other,
a step of implementing polishing processing to the insulating resin layer to allow the second principal surface to be a planarized (flattened) build-up formation surface, and
a step of forming one build-up wiring layer or more including at least one kind of passive element or more formed by the thin film technology or the thick film technology on the build-up formation surface.
12. The method of manufacturing module board device as set forth in claim 11 ,
wherein the connecting step of the first organic substrate and second organic substrate is performed within inactive gas atmosphere.
13. The method of manufacturing module board device as set forth in claim 11 ,
wherein an air vent hole communicating with the element body accommodating space portion is formed at the first organic substrate or the second organic substrate, and subsequently to the connecting step of the first organic substrate and the second organic substrate, a step of deflating air within the element body accommodating space portion through the air vent hole, a step of filling inactive gas into the element body accommodating portion through the air vent hole, and a step of closing the air vent hole are implemented.
14. The method of manufacturing module board device as set forth in claim 11 ,
wherein the connecting step of the first organic substrate and the second organic substrate consists of a step of sticking adhesive sheet to either one connecting surface of the first organic substrate and the second organic substrate, a step of combining the first organic substrate and the second organic substrate after undergone positioning, and a step of allowing the first organic substrate and the second organic substrate to be in pressure contact with each other.
15. The method of manufacturing module board device as set forth in claim 11 ,
wherein the connecting step of the first organic substrate and the second organic substrate consists of a step of combining the first organic substrate and the second organic substrate after undergone positioning, and a step of applying ultrasonic wave to a connecting surface of the first organic substrate and the second organic substrate to weld it.
16. The method of manufacturing module board device as set forth in claim 11 , including:
a step of forming a shield layer by shield material consisting of silicon oxide, silicon nitride, silicon carbide, boron nitride or Diamond Like Carbon of at least one layer or more which can be formed as film under low temperature condition at an element body mounting area and a recessed portion which constitute at least the element accommodating space portion of the first organic substrate and the second organic substrate,
wherein the element body accommodating space portion is constituted by the shield layer as a space portion in which moisture resistance characteristic and oxidation resistance characteristic are maintained.
17. The method of manufacturing module board device as set forth in claim 11 , including
a step of forming a shield layer consisting of metallic film of at least one layer or more at an element body mounting area and a recessed portion which constitute at least the element accommodating space portion of the first organic substrate and the second organic substrate,
wherein the element accommodating space portion is constituted by the shield layer as a space portion in which electromagnetic wave characteristic is maintained along with moisture resistance characteristic and oxidation resistance characteristic.
18.-21. (canceled)
22. A method of manufacturing a high frequency module, including;
a step of manufacturing a base substrate portion via a step of mounting an element body or more on the principal surface of a first organic substrate in which a conductive pattern or patterns is or are formed, a step of connecting a second organic substrate, in which a recessed portion is formed in correspondence with the area where the element body or bodies is or are mounted at a connecting surface to the first organic substrate, to the first organic substrate in such a manner to seal the element body or bodies within the element body accommodating space portion so that the element body accommodating space portion is constituted as a space portion in which moisture resistance characteristic and oxidation resistance characteristic are maintained, a step of forming an insulating resin layer onto the entire surface of at least one second principal surface of the first organic substrate and the second organic substrate of the side opposite to a surface where the first organic substrate and the second organic substrate are connected to each other, and a step of implementing polishing processing to the insulating resin layer to allow the second principal surface to be a planarized (flattened) build-up formation surface; and
a step of forming a high frequency circuit portion via a step of forming one build-up wiring layer or more in which a conductive pattern or patterns is or are formed on a dielectric insulating layer formed at the build-up formation surface of the base substrate portion, and at least one kind of passive element or elements is or are formed by the thin film technology or the thick film technology, the build-up wiring layer being via-connected to the conductive pattern or patterns and/or the element body or bodies of the first organic substrate, and a step of mounting high frequency circuit components (parts) onto the build-up wiring layer of the uppermost layer.
23. The method of manufacturing high frequency module as set forth in claim 22 ,
wherein, at the step of manufacturing the base substrate portion, the connecting step of the first organic substrate and the second organic substrate is performed within inactive gas atmosphere.
24. The method of manufacturing high frequency module as set forth in claim 22 ,
wherein there is used the first organic substrate or the second organic substrate in which an air vent hole communicating with the element body accommodating space portion is formed, and, at the step of manufacturing the base substrate portion, as steps subsequent to the connecting step of the first organic substrate and the second organic substrate, a step of deflating air within the element body accommodating space portion through the air vent hole, a step of filling inactive gas into the element body accommodating space portion through the air vent hole, and a step of closing the air vent hole are implemented to hermetically introduce or fill inactive gas within the element body accommodating space portion.
25. The method of manufacturing high frequency module as set forth in claim 22 ,
wherein the connecting step of the first organic substrate and the second organic substrate consists of a step of sticking adhesive sheet to either one connecting surface of the first organic substrate and the second organic substrate, a step of combining the first organic substrate and the second organic substrate after undergone positioning, and a step of allowing the first organic substrate and the second organic substrate to be in pressure contact with each other.
26. The method of manufacturing high frequency module as set forth in claim 22 ,
wherein the connecting step of the first organic substrate and the second organic substrate consists of a step of combining the first organic substrate and the second organic substrate after positioning, and a step of applying ultrasonic wave to a connecting surface of the first organic substrate and the second organic substrate to weld it.
27. The method of manufacturing high frequency module as set forth in claim 22 ,
wherein the step of forming the build-up wiring layer is adapted so that a first wiring layer is formed via a step of forming photosensitive dielectric layer onto the entire surface of the build-up formation surface of the base substrate portion, a via formation step and a step of forming a conductive pattern or patterns onto the photosensitive dielectric layer, and wiring layers of upper layers are formed in succession via similar steps onto the first wiring layer, and
a step of forming solder resist layer and an electrode formation step are implemented to the wiring layer of the uppermost layer to mount high frequency circuit components (parts).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/077,434 US20080178463A1 (en) | 2002-07-03 | 2008-03-19 | Modular board device, high frequency module, and method of manufacturing the same |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002-195022 | 2002-07-03 | ||
JP2002195022A JP3575478B2 (en) | 2002-07-03 | 2002-07-03 | Method of manufacturing module substrate device, high-frequency module and method of manufacturing the same |
US10/519,765 US7470977B2 (en) | 2002-07-03 | 2003-06-19 | Modular board device, high frequency module, and method of manufacturing same |
PCT/JP2003/007827 WO2004006332A1 (en) | 2002-07-03 | 2003-06-19 | Modular board device and high frequency module and method for producing them |
US12/077,434 US20080178463A1 (en) | 2002-07-03 | 2008-03-19 | Modular board device, high frequency module, and method of manufacturing the same |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/007827 Division WO2004006332A1 (en) | 2002-07-03 | 2003-06-19 | Modular board device and high frequency module and method for producing them |
US10/519,765 Division US7470977B2 (en) | 2002-07-03 | 2003-06-19 | Modular board device, high frequency module, and method of manufacturing same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080178463A1 true US20080178463A1 (en) | 2008-07-31 |
Family
ID=30112323
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/519,765 Expired - Fee Related US7470977B2 (en) | 2002-07-03 | 2003-06-19 | Modular board device, high frequency module, and method of manufacturing same |
US12/077,434 Abandoned US20080178463A1 (en) | 2002-07-03 | 2008-03-19 | Modular board device, high frequency module, and method of manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/519,765 Expired - Fee Related US7470977B2 (en) | 2002-07-03 | 2003-06-19 | Modular board device, high frequency module, and method of manufacturing same |
Country Status (5)
Country | Link |
---|---|
US (2) | US7470977B2 (en) |
EP (1) | EP1553630A4 (en) |
JP (1) | JP3575478B2 (en) |
KR (1) | KR101007460B1 (en) |
WO (1) | WO2004006332A1 (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060051912A1 (en) * | 2004-09-09 | 2006-03-09 | Ati Technologies Inc. | Method and apparatus for a stacked die configuration |
US20080151353A1 (en) * | 2006-12-21 | 2008-06-26 | Texas Instruments Inc. | package frame for microelectromechanical devices and a packaged microelectromechanical device using the same |
US20080197477A1 (en) * | 2006-08-31 | 2008-08-21 | Ati Technologies Inc. | Flip-Chip Grid Ball Array Strip and Package |
US20080250633A1 (en) * | 2006-03-30 | 2008-10-16 | C2V B.V. | Method for Building a Device Having Fluidic and Electrical Functions |
US20100213585A1 (en) * | 2009-02-25 | 2010-08-26 | Elpida Memory, Inc. | Semiconductor device |
US20110049693A1 (en) * | 2009-09-02 | 2011-03-03 | Renesas Electronics Corporation | Semiconductor device, method of manufacturing semiconductor device, and lead frame thereof |
US7902648B2 (en) * | 2002-03-04 | 2011-03-08 | Micron Technology, Inc. | Interposer configured to reduce the profiles of semiconductor device assemblies, packages including the same, and methods |
US7915718B2 (en) | 2002-03-04 | 2011-03-29 | Micron Technology, Inc. | Apparatus for flip-chip packaging providing testing capability |
US20110157808A1 (en) * | 2009-12-30 | 2011-06-30 | Intel Corporation | Patch on interposer through PGA interconnect structures |
US20110294553A1 (en) * | 2010-05-25 | 2011-12-01 | Research In Motion Limited | Mobile wireless communications device with rf shield and related methods |
US20130075888A1 (en) * | 2011-09-22 | 2013-03-28 | Siliconware Precision Industries Co., Ltd. | Semiconductor package and method of fabricating the same |
US20140244078A1 (en) * | 2011-08-16 | 2014-08-28 | Jonathan Downey | Modular flight management system incorporating an autopilot |
US8877558B2 (en) | 2013-02-07 | 2014-11-04 | Harris Corporation | Method for making electronic device with liquid crystal polymer and related devices |
US9256994B2 (en) | 2014-05-12 | 2016-02-09 | Unmanned Innovation, Inc. | Unmanned aerial vehicle authorization and geofence envelope determination |
US9273981B1 (en) | 2014-05-12 | 2016-03-01 | Unmanned Innovation, Inc. | Distributed unmanned aerial vehicle architecture |
US9293438B2 (en) | 2013-07-03 | 2016-03-22 | Harris Corporation | Method for making electronic device with cover layer with openings and related devices |
Families Citing this family (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4489411B2 (en) * | 2003-01-23 | 2010-06-23 | 新光電気工業株式会社 | Manufacturing method of electronic component mounting structure |
US7671803B2 (en) * | 2003-07-25 | 2010-03-02 | Hewlett-Packard Development Company, L.P. | Wireless communication system |
WO2005099088A1 (en) * | 2004-03-26 | 2005-10-20 | Cypress Semiconductor Corp. | Integrated circuit having one or more conductive devices formed over a saw and/or mems device |
US7268012B2 (en) * | 2004-08-31 | 2007-09-11 | Micron Technology, Inc. | Methods for fabrication of thin semiconductor assemblies including redistribution layers and packages and assemblies formed thereby |
US20060049238A1 (en) * | 2004-09-03 | 2006-03-09 | Lim Seong C | Solderable structures and methods for soldering |
WO2006035881A1 (en) * | 2004-09-30 | 2006-04-06 | Toto Ltd. | Microstrip antenna and high frequency sensor using microstrip antenna |
JP4185499B2 (en) | 2005-02-18 | 2008-11-26 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device |
FI119729B (en) * | 2005-11-23 | 2009-02-27 | Vti Technologies Oy | A method of making a microelectromechanical component and a microelectromechanical component |
FI119728B (en) * | 2005-11-23 | 2009-02-27 | Vti Technologies Oy | Process for manufacturing microelectromechanical component and microelectromechanical component |
JP5285842B2 (en) * | 2006-04-13 | 2013-09-11 | パナソニック株式会社 | Integrated circuit mounting board and power line communication device |
US8022554B2 (en) | 2006-06-15 | 2011-09-20 | Sitime Corporation | Stacked die package for MEMS resonator system |
US7563633B2 (en) * | 2006-08-25 | 2009-07-21 | Robert Bosch Gmbh | Microelectromechanical systems encapsulation process |
JP4737140B2 (en) * | 2006-10-20 | 2011-07-27 | セイコーエプソン株式会社 | MEMS device and manufacturing method thereof |
TWI334215B (en) * | 2007-01-26 | 2010-12-01 | Advanced Semiconductor Eng | Semiconductor package having electromagnetic shielding cap |
US20080290494A1 (en) * | 2007-05-21 | 2008-11-27 | Markus Lutz | Backside release and/or encapsulation of microelectromechanical structures and method of manufacturing same |
KR20100115735A (en) | 2007-11-30 | 2010-10-28 | 스카이워크스 솔루션즈, 인코포레이티드 | Wafer level packaging using flip chip mounting |
JP5154262B2 (en) * | 2008-02-26 | 2013-02-27 | 太陽誘電株式会社 | Electronic components |
US20090275295A1 (en) * | 2008-04-30 | 2009-11-05 | Razieh Roufoogaran | Method and system for flip-chip rf front end with a switchable power amplifier |
TWI361170B (en) * | 2008-10-30 | 2012-04-01 | Unimicron Technology Corp | Cover component of micro-mechanical device and fabrication method thereof |
US8400782B2 (en) | 2009-07-24 | 2013-03-19 | Ibiden Co., Ltd. | Wiring board and method for manufacturing the same |
DE102009036418B4 (en) * | 2009-08-06 | 2011-06-22 | Siemens Aktiengesellschaft, 80333 | Waveguide, in particular in the case of the dielectric wall accelerator |
CN201629397U (en) * | 2009-11-30 | 2010-11-10 | 鸿富锦精密工业(深圳)有限公司 | Integrated circuit combination |
US8927909B2 (en) * | 2010-10-11 | 2015-01-06 | Stmicroelectronics, Inc. | Closed loop temperature controlled circuit to improve device stability |
CN107720689A (en) | 2011-06-30 | 2018-02-23 | 村田电子有限公司 | The manufacture method and system in package device of system in package device |
FR2987545B1 (en) * | 2012-02-23 | 2015-02-06 | Thales Sa | MULTILAYER PRINTED CIRCUIT COMPRISING LOW DIELECTRIC LOSS TRANSMISSION LINES AND METHOD THEREOF |
US10629457B2 (en) * | 2012-06-08 | 2020-04-21 | Hitachi Chemical Company, Ltd. | Method for manufacturing semiconductor device |
CN103889169B (en) * | 2012-12-22 | 2017-10-27 | 碁鼎科技秦皇岛有限公司 | Package substrate and preparation method thereof |
JP6045436B2 (en) * | 2013-05-02 | 2016-12-14 | ルネサスエレクトロニクス株式会社 | Electronic equipment |
EP3125282B1 (en) * | 2014-03-26 | 2019-01-30 | Mitsubishi Electric Corporation | Surface-mount high-frequency circuit |
US9780077B2 (en) * | 2015-09-10 | 2017-10-03 | Nxp Usa, Inc. | System-in-packages containing preassembled surface mount device modules and methods for the production thereof |
US10356914B2 (en) * | 2016-04-04 | 2019-07-16 | Raytheon Company | Method of lamination of dielectric circuit materials using ultrasonic means |
US10312193B2 (en) * | 2016-08-12 | 2019-06-04 | Qualcomm Incorporated | Package comprising switches and filters |
CN107887698B (en) | 2016-09-29 | 2020-11-10 | 矽品精密工业股份有限公司 | Electronic package structure and method for fabricating the same |
US11362411B2 (en) * | 2016-12-21 | 2022-06-14 | Sofant Technologies Ltd. | Antenna apparatus |
EP3339243B1 (en) * | 2016-12-23 | 2023-07-26 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Interconnected layer stack with vertically aligned mems and assigned chip |
WO2018146813A1 (en) * | 2017-02-13 | 2018-08-16 | 新電元工業株式会社 | Electronic module |
US20200258851A1 (en) * | 2017-02-13 | 2020-08-13 | Shindengen Electric Manufacturing Co., Ltd. | Electronic module |
EP3763175A1 (en) | 2018-03-07 | 2021-01-13 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Electronic device having an electronic component packaged in a compact component carrier with shielding cavities |
EP3562282B1 (en) * | 2018-04-25 | 2021-07-07 | Siemens Aktiengesellschaft | Backplane |
EP3562284B1 (en) * | 2018-04-25 | 2022-11-16 | Siemens Aktiengesellschaft | Method of manufacturing a backplane and control cabinet comprising such a backplane |
EP3562281A1 (en) * | 2018-04-25 | 2019-10-30 | Siemens Aktiengesellschaft | Baking tray and method for its manufacture |
EP3562283A1 (en) * | 2018-04-25 | 2019-10-30 | Siemens Aktiengesellschaft | Modular backplane assembly |
JP2021170582A (en) * | 2020-04-15 | 2021-10-28 | 株式会社村田製作所 | Amplifier module |
US11605571B2 (en) * | 2020-05-29 | 2023-03-14 | Qualcomm Incorporated | Package comprising a substrate, an integrated device, and an encapsulation layer with undercut |
US11945714B2 (en) | 2020-07-30 | 2024-04-02 | Stmicroelectronics S.R.L. | Electronic device and corresponding method |
CN114630511B (en) * | 2022-03-04 | 2024-03-19 | 中国航天科工集团八五一一研究所 | Implementation method of bidirectional frequency conversion integrated assembly |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010027605A1 (en) * | 2000-03-03 | 2001-10-11 | Yoshie Nabemoto | Method for producing printed wiring board |
US20020033378A1 (en) * | 2000-07-31 | 2002-03-21 | Ngk Spark Plug Co., Ltd. | Printed wiring substrate and method for fabricating the same |
US6489685B2 (en) * | 2001-01-19 | 2002-12-03 | Matsushita Electric Industrial Co., Ltd. | Component built-in module and method of manufacturing the same |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2171850B (en) * | 1985-02-22 | 1988-05-18 | Racal Mesl Ltd | Mounting surface acoustic wave components |
JPH059847A (en) | 1991-07-08 | 1993-01-19 | Murata Mach Ltd | Method for operating directly weaving device |
JP2572092Y2 (en) * | 1992-01-13 | 1998-05-20 | イビデン株式会社 | Semiconductor device package |
US5796165A (en) * | 1996-03-19 | 1998-08-18 | Matsushita Electronics Corporation | High-frequency integrated circuit device having a multilayer structure |
JP2790122B2 (en) * | 1996-05-31 | 1998-08-27 | 日本電気株式会社 | Laminated circuit board |
SE513352C2 (en) * | 1998-10-26 | 2000-08-28 | Ericsson Telefon Ab L M | Circuit board and process for making the circuit board |
JP2000199827A (en) * | 1998-10-27 | 2000-07-18 | Sony Corp | Optical wave guide device and its manufacture |
JP3207174B2 (en) * | 1999-02-01 | 2001-09-10 | 京セラ株式会社 | Wiring board mounted with electric element and method of manufacturing the same |
JP3407694B2 (en) | 1999-06-17 | 2003-05-19 | 株式会社村田製作所 | High frequency multilayer circuit components |
JP3213292B2 (en) * | 1999-07-12 | 2001-10-02 | ソニーケミカル株式会社 | Multilayer board and module |
JP2001291817A (en) * | 2000-04-05 | 2001-10-19 | Sony Corp | Electronic circuit device and multilayer printed wiring board |
JP4701506B2 (en) | 2000-09-14 | 2011-06-15 | ソニー株式会社 | Circuit block body manufacturing method, wiring circuit device manufacturing method, and semiconductor device manufacturing method |
JP2002158227A (en) * | 2000-11-16 | 2002-05-31 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
DE10295940B4 (en) * | 2001-01-31 | 2013-04-04 | Sony Corp. | Method for producing a semiconductor device with a plate-shaped circuit block |
US6686649B1 (en) * | 2001-05-14 | 2004-02-03 | Amkor Technology, Inc. | Multi-chip semiconductor package with integral shield and antenna |
WO2002096166A1 (en) * | 2001-05-18 | 2002-11-28 | Corporation For National Research Initiatives | Radio frequency microelectromechanical systems (mems) devices on low-temperature co-fired ceramic (ltcc) substrates |
JP2003100937A (en) * | 2001-09-26 | 2003-04-04 | Hitachi Ltd | High-frequency module |
US7061100B2 (en) * | 2002-04-03 | 2006-06-13 | Matsushita Electric Industrial Co., Ltd. | Semiconductor built-in millimeter-wave band module |
-
2002
- 2002-07-03 JP JP2002195022A patent/JP3575478B2/en not_active Expired - Fee Related
-
2003
- 2003-06-19 WO PCT/JP2003/007827 patent/WO2004006332A1/en active Application Filing
- 2003-06-19 US US10/519,765 patent/US7470977B2/en not_active Expired - Fee Related
- 2003-06-19 KR KR1020057000010A patent/KR101007460B1/en not_active IP Right Cessation
- 2003-06-19 EP EP03733512A patent/EP1553630A4/en not_active Withdrawn
-
2008
- 2008-03-19 US US12/077,434 patent/US20080178463A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010027605A1 (en) * | 2000-03-03 | 2001-10-11 | Yoshie Nabemoto | Method for producing printed wiring board |
US20020033378A1 (en) * | 2000-07-31 | 2002-03-21 | Ngk Spark Plug Co., Ltd. | Printed wiring substrate and method for fabricating the same |
US6489685B2 (en) * | 2001-01-19 | 2002-12-03 | Matsushita Electric Industrial Co., Ltd. | Component built-in module and method of manufacturing the same |
Cited By (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7902648B2 (en) * | 2002-03-04 | 2011-03-08 | Micron Technology, Inc. | Interposer configured to reduce the profiles of semiconductor device assemblies, packages including the same, and methods |
US8269326B2 (en) | 2002-03-04 | 2012-09-18 | Micron Technology, Inc. | Semiconductor device assemblies |
US7915718B2 (en) | 2002-03-04 | 2011-03-29 | Micron Technology, Inc. | Apparatus for flip-chip packaging providing testing capability |
US20060051912A1 (en) * | 2004-09-09 | 2006-03-09 | Ati Technologies Inc. | Method and apparatus for a stacked die configuration |
US20080250633A1 (en) * | 2006-03-30 | 2008-10-16 | C2V B.V. | Method for Building a Device Having Fluidic and Electrical Functions |
US7594314B2 (en) * | 2006-03-30 | 2009-09-29 | Concept To Volume B.V. | Method for building a device having fluidic and electrical functions |
US8847383B2 (en) | 2006-08-31 | 2014-09-30 | Ati Technologies Ulc | Integrated circuit package strip with stiffener |
US20080197477A1 (en) * | 2006-08-31 | 2008-08-21 | Ati Technologies Inc. | Flip-Chip Grid Ball Array Strip and Package |
US8120170B2 (en) * | 2006-08-31 | 2012-02-21 | Ati Technologies Ulc | Integrated package circuit with stiffener |
US20080151353A1 (en) * | 2006-12-21 | 2008-06-26 | Texas Instruments Inc. | package frame for microelectromechanical devices and a packaged microelectromechanical device using the same |
US8138588B2 (en) * | 2006-12-21 | 2012-03-20 | Texas Instruments Incorporated | Package stiffener and a packaged device using the same |
US9087710B2 (en) | 2009-02-25 | 2015-07-21 | Ps4 Luxco S.A.R.L. | Semiconductor device with stacked semiconductor chips |
US20100213585A1 (en) * | 2009-02-25 | 2010-08-26 | Elpida Memory, Inc. | Semiconductor device |
US8198718B2 (en) * | 2009-02-25 | 2012-06-12 | Elpida Memory, Inc. | Semiconductor device with stacked semiconductor chips |
US8772914B2 (en) | 2009-09-02 | 2014-07-08 | Renesas Electronics Corporation | Semiconductor device |
US8378470B2 (en) * | 2009-09-02 | 2013-02-19 | Renesas Electronics Corporation | Semiconductor device that performs signal transmission using induction coupling, method of said manufacturing semiconductor device, and lead frame thereof |
US20110049693A1 (en) * | 2009-09-02 | 2011-03-03 | Renesas Electronics Corporation | Semiconductor device, method of manufacturing semiconductor device, and lead frame thereof |
US8753922B2 (en) | 2009-09-02 | 2014-06-17 | Renesas Electronics Corporation | Method of manufacturing a semiconductor device |
US20110157808A1 (en) * | 2009-12-30 | 2011-06-30 | Intel Corporation | Patch on interposer through PGA interconnect structures |
US8381393B2 (en) * | 2009-12-30 | 2013-02-26 | Intel Corporation | Patch on interposer through PGA interconnect structures |
US9036367B2 (en) | 2010-05-25 | 2015-05-19 | Blackberry Limited | Mobile wireless communications device with RF shield and related methods |
US8700108B2 (en) * | 2010-05-25 | 2014-04-15 | Blackberry Limited | Mobile wireless communications device with RF shield and related methods |
US20110294553A1 (en) * | 2010-05-25 | 2011-12-01 | Research In Motion Limited | Mobile wireless communications device with rf shield and related methods |
US20140244078A1 (en) * | 2011-08-16 | 2014-08-28 | Jonathan Downey | Modular flight management system incorporating an autopilot |
US9250630B2 (en) * | 2011-08-16 | 2016-02-02 | Unmanned Innovation, Inc. | Modular flight management system incorporating an autopilot |
US11435741B2 (en) | 2011-08-16 | 2022-09-06 | Skydio, Inc. | Modular flight management system incorporating an autopilot |
US10025307B2 (en) | 2011-08-16 | 2018-07-17 | Unmanned Innovation, Inc. | Modular flight management system incorporating an autopilot |
US8525324B2 (en) * | 2011-09-22 | 2013-09-03 | Siliconware Precision Industries Co., Ltd. | Semiconductor package and method of fabricating the same |
CN103011050A (en) * | 2011-09-22 | 2013-04-03 | 矽品精密工业股份有限公司 | Semiconductor package and fabrication method thereof |
US20130075888A1 (en) * | 2011-09-22 | 2013-03-28 | Siliconware Precision Industries Co., Ltd. | Semiconductor package and method of fabricating the same |
US8877558B2 (en) | 2013-02-07 | 2014-11-04 | Harris Corporation | Method for making electronic device with liquid crystal polymer and related devices |
US9681543B2 (en) | 2013-07-03 | 2017-06-13 | Harris Corporation | Method for making electronic device with cover layer with openings and related devices |
US9293438B2 (en) | 2013-07-03 | 2016-03-22 | Harris Corporation | Method for making electronic device with cover layer with openings and related devices |
US9256994B2 (en) | 2014-05-12 | 2016-02-09 | Unmanned Innovation, Inc. | Unmanned aerial vehicle authorization and geofence envelope determination |
US9311760B2 (en) | 2014-05-12 | 2016-04-12 | Unmanned Innovation, Inc. | Unmanned aerial vehicle authorization and geofence envelope determination |
US9340283B1 (en) | 2014-05-12 | 2016-05-17 | Unmanned Innovation, Inc. | Distributed unmanned aerial vehicle architecture |
US9403593B2 (en) | 2014-05-12 | 2016-08-02 | Unmanned Innovation, Inc. | Distributed unmanned aerial vehicle architecture |
US9406237B2 (en) | 2014-05-12 | 2016-08-02 | Unmanned Innovation, Inc. | Unmanned aerial vehicle authorization and geofence envelope determination |
US9607522B2 (en) | 2014-05-12 | 2017-03-28 | Unmanned Innovation, Inc. | Unmanned aerial vehicle authorization and geofence envelope determination |
US9310221B1 (en) | 2014-05-12 | 2016-04-12 | Unmanned Innovation, Inc. | Distributed unmanned aerial vehicle architecture |
US9273981B1 (en) | 2014-05-12 | 2016-03-01 | Unmanned Innovation, Inc. | Distributed unmanned aerial vehicle architecture |
US10755585B2 (en) | 2014-05-12 | 2020-08-25 | Skydio, Inc. | Unmanned aerial vehicle authorization and geofence envelope determination |
US10764196B2 (en) | 2014-05-12 | 2020-09-01 | Skydio, Inc. | Distributed unmanned aerial vehicle architecture |
US9256225B2 (en) | 2014-05-12 | 2016-02-09 | Unmanned Innovation, Inc. | Unmanned aerial vehicle authorization and geofence envelope determination |
US11610495B2 (en) | 2014-05-12 | 2023-03-21 | Skydio, Inc. | Unmanned aerial vehicle authorization and geofence envelope determination |
US11799787B2 (en) | 2014-05-12 | 2023-10-24 | Skydio, Inc. | Distributed unmanned aerial vehicle architecture |
Also Published As
Publication number | Publication date |
---|---|
US20050288392A1 (en) | 2005-12-29 |
EP1553630A4 (en) | 2008-08-13 |
EP1553630A1 (en) | 2005-07-13 |
KR101007460B1 (en) | 2011-01-12 |
WO2004006332A1 (en) | 2004-01-15 |
JP2004039868A (en) | 2004-02-05 |
US7470977B2 (en) | 2008-12-30 |
JP3575478B2 (en) | 2004-10-13 |
KR20050024506A (en) | 2005-03-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7470977B2 (en) | Modular board device, high frequency module, and method of manufacturing same | |
US6797890B2 (en) | High frequency module device and method for its preparation | |
US6917259B2 (en) | High-frequency module substrate device | |
US7741162B2 (en) | Method for manufacturing high-frequency module device | |
US7244656B2 (en) | Thin film circuit board device and method for manufacturing the same | |
US7599190B2 (en) | High-frequency module, and method of producing same | |
KR100674793B1 (en) | Multilayer ceramic device | |
KR100839067B1 (en) | Electronic circuit module and manufacturing method thereof | |
EP1387369A1 (en) | High-frequency module device | |
US8320102B2 (en) | Capacitor, capacitor device, electronic component, filter device, communication apparatus, and method of manufacturing capacitor device | |
US20080315396A1 (en) | Mold compound circuit structure for enhanced electrical and thermal performance | |
KR100548244B1 (en) | Low cost active smart antenna system amd manufacturing method thereof | |
EP1306902A1 (en) | High-frequency module and its manufacturing method | |
JP2002111218A (en) | Laminated ceramic device | |
US20070108584A1 (en) | Transmitter module with improved heat dissipation | |
JP2006156482A (en) | Circuit module and its manufacturing method | |
CN101657896B (en) | Electronic circuit package | |
KR100632237B1 (en) | 3D multilayer multichip module package manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |