US20080077751A1

US20080077751A1 - Control device for accelerating memory to execute iterant command

Info

Publication number: US20080077751A1
Application number: US11/610,509
Authority: US
Inventors: Ming-Hsun Sung; Yu-Lin Hsieh
Original assignee: ITE Tech Inc
Current assignee: ITE Tech Inc
Priority date: 2006-09-26
Filing date: 2006-12-14
Publication date: 2008-03-27
Also published as: JP4594944B2; TWI306255B; TW200816199A; US7765367B2; JP2008084288A

Abstract

The present invention provides a control device of the memory, which accelerates the memory to execute iterant commands. This control device includes a micro-controller unit, a controller, a block information table and a state machine. Among them, the micro-controller unit is used to issue a command to operate the memory, which contains several blocks. The controller is coupled between the memory and the micro-controller unit. When it determines the command needs not be executed repeatedly, the micro-controller unit would issue the command through the control device. When the command is determined necessary for repetitive execution, the state machine would repeatedly carry out this command. The state machine performs an analysis based on the state of every block in the block information table and executes repetitively the command accordingly. It also updates the state information on the blocks in the table accordingly.

Description

CROSS-REFERENCE TO RELATED APPLICATION

This application claims the priority benefit of Taiwan application serial no. 95135520, filed on Sep. 26, 2006. All disclosure of the Taiwan application is incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention
This invention is related to a semiconductor memory, especially a control device that can accelerate the memory to execute iterant commands.
2. Description of Related Art
For normal semiconductor memories, the command to execute a certain task and its action are not complicated. Most control procedures issue similar commands to the different addresses of a memory, therefore, it is necessary to perform iterant actions in different addresses of the memory during a certain period of time. For example, erasing all the values in every address of all memories is to issue an erasing command in order to all the memory sections. Generally speaking, writing a firmware code and transmitting the command through the output port of a micro-controller Unit (MCU) can meet the requirement. However, during its action, the micro-controller unit cannot proceed with other tasks, which affects the overall efficacy.

SUMMARY OF THE INVENTION

The present invention provides a control device of memory that accelerates memory to execute iterant commands. The control device can ease the work load on the micro-controller unit and increase the efficacy of memory when it executes commands.
The present invention provides a control device of memory, which accelerates memory to execute iterant commands. This control device includes a micro-controller unit, a controller, a block information table and a state machine. Wherein, the micro-controller unit is used to issue a command to operate the memory, which contains several blocks. The controller is coupled between the memory and the micro-controller. When the controller determines the command needs not be executed repeatedly, the micro-controller would issue the command through the control device. While the command is determined necessary for repetitive execution, the state machine would repeatedly carry out this command. The block information table is used to record the state of every block. The state machine obtains the information on the state of every block from the block information table to analyze the state of a block so as to repeatedly execute the said command, and update the state information in the block information table.
By changing the device to issue a command from the micro-controller unit to the state machine when it is necessary to execute an iterant command in the memory, the iterant command can be carried out without involving the micro-controller unit and a software, so as to improve the efficacy of the memory and lower its power consumption.
In order to the make aforementioned and other objects, features and advantages of the present invention comprehensible, a preferred embodiment accompanied with figures are described in detail below.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a control device of a memory according to one embodiment of the present invention.

FIG. 2 is a structure diagram of a block information table according to one embodiment of the invention.

FIG. 3 is a state diagram of a state machine suitable for executing a command to search for several empty blocks according to one embodiment of the invention.

FIG. 4 is a state diagram of a state machine according to one embodiment of the invention.

FIG. 5 is a state diagram of a state machine during its execution of reading according to one preferred embodiment of the invention.

FIG. 6 is a state diagram of a state machine during its execution of writing according to one preferred embodiment of the invention.

FIG. 7 is a state diagram of a state machine during its execution of erasing according to one preferred embodiment of the invention.

DESCRIPTION OF EMBODIMENTS

FIG. 1 is a block diagram of the control device of the memory according to one embodiment of the invention. A flash memory among non-volatile memories is used in this embodiment as an example, and the flash memory contains several blocks. Referring FIG. 1, a control device 100 is used for accelerating the flash memory to execute iterant commands, which includes a Micro-controller Unit 110, a controller 120, a state machine 130, a block information table 140 and a queuer 150.
The micro-controller unit 110 issues a command to operate the memory. The said command can be a reading, writing, erasing command or a command to search for N empty blocks. N is a positive integer. The controller is coupled between the flash memory and the micro-controller unit 110. When it determines the command needs not be executed repeatedly, the micro-controller unit 110 would issue the command through the controller 120 to carry out the said command. On the contrary, when the command is determined necessary for repetitive execution, the state machine 130 would repeatedly carry out this command.
Besides, when the state machine 130 is carrying out the command repeatedly, it also needs the block information table 140 and the queuer 150. The block information table 140 is used to record the states of every block in the flash memory, while the queuer 150 is used to queue the addresses of the flash memory needed when the state machine 130 repeatedly executes the command. Hence, the state machine 130 obtains the states of each block in the flash memory through the block information table 140, analyzes these states and repeatedly executes the command in proper execution, and then updates the corresponding states in the block information table 140. The state machine 130 updates the corresponding state in the block information table 140 as a basis for restarting next time.
FIG. 2 is an information structure diagram of the block information table according to one embodiment of the invention. Referring FIG. 2, the block information table 140 of FIG. 2 includes several sub-blocks information corresponding to every block in the flash memory respectively. In one embodiment, the size of information of every block is 16 bits. The first column shown in two bits is used to record the state of the memory block, like three different states—empty, used and erasable. The second column is retained, not for ordinary use; it can be used to store the necessary information during expansion of other functions. The third column shown in 12 bits is used for LP mapping, i.e. the mapping relation from a logical address to a physical address.
Initially, the information in every sub-block in the block information table 140 is built up according to the contents of the redundant area in the corresponding block inside the flash memory, and stored in a partitioned area in a RAM. When the state machine 130 starts, it performs the corresponding execution according to an analysis result of the block states provided by the block information table 140 to carry out the command repeatedly, and the contents in the block information table 140 are updated by a software. The hardware will be based on the block state (the state values stored in the block state information table). Thus, when it is necessary to carry out the said command, the state machine 130 can be used to replace the micro-controller unit 110 to execute the command repetitively to significantly reduce the load on the micro-controller unit 110 and improve the efficacy of the whole flash memory. While it is not necessary to carry out the command, the state machine 130 enters an idle state to reduce its power consumption.
FIG. 3 is the state diagram of a state machine according to an embodiment of this present invention; the device is suitable for executing the command to search for N empty blocks, wherein, N is a positive integer. Referring FIG. 3, the state machine 130 shown in FIG. 1 includes an idle state A, a searching state B, a determining state D, an erasure state D, a verification state E and an ending state F. Wherein, the idle state A is the initial state of state machine 130. The searching state B searches for N empty blocks from the flash memory based on the block states in the flash memory recorded in Block Information Table 140. The determining state C is used to determine which blocks are empty or erasable. The erasure state D is used to erase the contents in the blocks. The verification state E is to verify whether or not the erasure of blocks is successfully completed. The ending state F is used to stop executing the command repetitively.
When the state machine 130 begins to receive signals, it means the command has to be executed repeatedly; hence, the state machine 130 enters the searching state B from the idle state A. Once the state machine 130 finds N empty blocks in the flash memory during the searching state B, it would enter the ending state F and stop repeatedly executing the command; oppositely, when the N empty blocks are not yet found, the state machine 130 would enter the determining state C.
The state machine 130 determines the present blocks are empty or erasable according to the information in the state column of the sub-blocks during the determining state C. If the block is empty, its address will be recorded in the queuer 150, and the state machine 130 will return to the searching state B to continue searching for the next empty block. If the block is erasable, the state machine 130 enters the erasure state D to erase it so that an erasure command can be directly issued from the hardware; there is no need to issue from the software. In addition, the state machine 130 enters the ending state F from the determining state C to stop executing the command repetitively, when the queuer 150 does not have enough space to queue addresses, or the number of times to repeat a command exceeds a preset number M, i.e. searching in M blocks without finding N empty blocks, wherein M is a positive integer larger than N.
When the contents in the blocks are erased, the state machine 130 enters the verification state E from the erasure State D to verify whether or not the erasure of blocks is successful. If so, the state machine 130 would return to the searching state B to look for the next empty block. If not, the state machine 130 would enter the ending state F to stop executing the command repeatedly. Lastly, the command of iterant execution is stopped during the ending state F, and the state is reported to the system. So in this embodiment, the state machine 130 can find the empty blocks in the flash memory that are still usable. If the number of usable empty blocks reaches the needed number, the state machine 130 would automatically stop in order to avoid wasting efficacy of the system and reduce power consumption. In addition, that no software is needed during the execution can also lower the load on the micro-controller unit 110.
FIG. 4 is a state diagram of a state machine according to another embodiment of this present invention. The device is suitable for iterant execution, such as erasure, writing-in, reading etc. Referring FIG. 4, the state machine awaits a firmware to issue a command in the idle state A, and then enters the searching state B. When the condition of the searching is met, the state machine would enter the ending State F and report to the system. Oppositely, if the condition is failed, the state machine would enter the determining state C. In this embodiment, the condition of the searching refers to that of ending this state machine. For example, if the state machine is set to erase 10 memory blocks, then the condition of the searching is 10 memory blocks.
During the searching State B, if the state of the memory conforms to the condition, the state machine would enter the execution state D. On the contrary, if the state of the memory does not conform to the condition, then the state machine would return to the searching state B. Taking erasure for an example, if the state of the memory is labeled as erasable, the state machine would execute erasing it. If it is labeled as inerasable, the state machine would return to the searching state B.
When the execution of state D is completed, the state machine enters the verification state E. If the execution is carried out successfully, the state machine would return to the searching state B to continue carrying out the foregoing executions at the next address of the memory. Oppositely, if the execution fails, the state machine would return to the ending state F, and report to the system. Disclosed as follows is an example of a state machine during its executions of reading, writing-in and erasing.
FIG. 5 is a state diagram of a state machine during its execution of reading according to one preferred embodiment of the invention. Referring FIGS. 1 and 5, if a wished execution is reading at a certain memory address in a certain memory block, first, marking the state corresponding to the targeted memory address as “to-be-read” through the firmware. When the state machine 130 is started, the state machine would enter the searching state B from the idle state A. When the designated memory blocks are not yet fully read, the state machine 130 would enter the determining state C. In the determining state C, the memory address and its state indicator are checked. Oppositely, when the designated memory blocks are all read, the state machine 130 would directly enter the ending state F.
If the memory address is not within the memory block to be read, or its state indicator labels “not-to-be-read”, the state machine 130 would return to the searching state B, or re-check the next memory address and its state indicator. To the contrary, if the memory address is within the designated memory block and labeled as “to-be-read”, the state machine 130 would return to a reading execution state D. At this moment, the controller 120 is controlled to issue a reading command to the flash memory and returns to the verification state E when the controller 120 finishes performing the execution.
If the execution of reading the memory is successfully executed, the state machine 130 would return to the searching State B so as to continue repeating the above steps on the next memory address. Oppositely, if the execution of reading of the memory fails, the state machine would return to the ending state F, and report the state to the system. Therefore, in this embodiment, the state machine 130 can find the contents of a designated block within the flash memory and the system would automatically stop after the searching within the designated block is over. So that, the state machine 130 can share the load on the micro-controller unit 110.
FIG. 6 is a state diagram of a state machine during its execution of writing according to one preferred embodiment of the invention. Referring FIGS. 1 and 6. If the desired execution is writing in a certain block in the memory, first, designating the desired address of the memory through a firmware for writing. When the state machine 130 is started, it would enter the searching state B from the idle state A. When the physical memory blocks are not yet fully written, the state machine 130 would enter the determining state C to check the memory address and its state indicator. Oppositely, when the designated memory blocks are all written, the state machine 130 would directly enter the ending state F.
While in the determining state C, if the memory address is not within the memory block to be written, or its state indicator labels “not-to-be-written”, the state machine 130 would return to the searching state B, or re-check the next memory address and its state indicator. Contrarily, if the memory address is within the designated memory block and labeled as “to-be-written”, the state machine 130 would return to a writing execution state D. At this moment, the system would issue a writing command to the flash memory through the controller 120, and enter the verification state E after performance of the controller 120.
If the execution for writing in the memory is successful, the state machine 130 would return to the searching state B so as to continue repeating the above steps on the next memory address. Oppositely, if the execution for writing in the memory fails, the state machine 130 would return to the ending state F, and report the state to the system. Hence, in this embodiment, the state machine 130 can execute iterant writing on the designated blocks according to the state indicator.
FIG. 7 is a state diagram of a state machine during its execution of erasing according to one preferred embodiment of the invention. Referring FIGS. 1 and 7, if the desired execution is iterant erasure, first, labeling the state of the physical address of the to-be-erased memory as erasable in block information table 140 through a firmware. After the state machine 130 is started, it would enter the searching state B. If all the designated blocks are not yet fully erased, the state machine 130 would enter the determining the determining state C. Oppositely, when the designated memory blocks are all erased, the state machine 130 would directly enter the ending state F.
If the state of said address is labeled “not-to-be-erased” or the memory address is not within the designated block, the state machine 130 would return to the searching state B to re-check the next memory address and its state indicator. Oppositely, if the address is within the designated block, and its state is labeled “erasable”, the state machine 130 would enter anthe erasure execution state D. At this moment, the controller 120 is controlled to issue an erasing command to the memory and returns to the verification state E when the controller 120 finishes performing the execution.
If the execution of erasure is successful, the state machine 130 would return to the state B and repeat the above steps on the next memory address. Oppositely, if the execution of erasure fails, the state machine 130 would return to the ending state F, and report it to the system.
By changing the device to issue a command to the state machine from the micro-controller unit when it is necessary to execute an iterant command in the memory, the iterant command can be carried out without involving the micro-controller unit and software, so as to improve the efficacy of the memory and lower its power consumption.
Although the present invention has been disclosed above by the preferred embodiments, they are not intended to limit the present invention. Anybody skilled in the art can make some modifications and alteration without departing from the spirit and scope of the present invention. Therefore, the protecting range of the present invention falls in the appended claims.

Claims

What is claimed is:

1. A control device of the memory, used for accelerating the execution of an iterant command in the memory comprising a plurality of blocks; the control device comprises:

a micro-controller unit, used for issuing a command to operate the memory;

a block information table, used for recording the state of the said blocks;

a state machine for obtaining the state information of every block from the block information table and for analyzing the state of every block to repeatedly execute the said command, and to update the state information in the block information table; and

a controller, coupled between the memory and the micro-controller, when determining the command not be executed repeatedly, the command is executed by the micro-controller unit through the control device, when determining the command be executed repeatedly, the command is carried out by the state machine repeatedly.

2. The control device as claimed in claim 1, further comprising a queuer for queuing a plurality of addresses of the state machine needed for iterant execution of the command.

3. The control device as claimed in claim 1, wherein the memory includes a non-volatile memory.

4. The control device as claimed in claim 1, the command comprises reading, writing, erasing or searching for N empty blocks, wherein N is a positive integer.

5. The control device as claimed in claim 4, when the command is executed by the state machine to search for N empty blocks, the state machine further comprising:

an idle state, which is the initial state of the said state machine;

a searching state, used to search for N empty blocks from the memory according to the state record of every block in the block information table;

a determining state, used to determine which blocks are empty or erasable;

an erasure state, used to erase the contents in the blocks;

a verification state, used to verify if the erasure of blocks is successfully completed; and

an ending state, used to stop executing the command repetitively;

wherein, when the state machine receives a starting signal to execute repeatedly the command, the state machine enters the searching state from the idle state; during the searching state the N empty blocks are found in the memory, the state machine enters the ending state; if the N empty blocks are not found in the memory, the state machine enters the determining state; when the determining state determines the present block is empty, the state machine returns to the determining state; when the determining state determines the present block is erasable, the state machine enters the erasure state; after the erasure state erases the contents of the block, the state machine enters the verification state; and when the verification verifies the erasure of the block successful, the state machine returns to the searching state.

6. The control device as claimed in claim 5, wherein the determining state determines that after searching M blocks but not finding N empty blocks, the state machine enters the ending state, and M being a positive integer larger than N.

7. The control device as claimed in claim 5, wherein when the verification state verifies the failure of the erasure, the state machine enters the ending state.

8. The control device as claimed in claim 4, wherein the state machine designates a memory address of a memory block within the memory for reading, the state machine further comprising the following states:

an idle state, which is the initial state of the said state machine;

a searching state, when the state machine is started, it enters the searching state from the idle state;

a determining state, when the designated memory blocks are not fully read, the state machine enters the determining state from the searching state to check the memory address and a state indicator, when the memory address is not within the memory blocks to be read or the state indicator is labeled as “not-to-be-read”, the state machine returns to the searching state to re-check the next memory address and its state indicator;

a reading execution state, when the memory address is within the memory block, and the state indicator is labeled as “to-be-read”, the state machine enters the reading execution state from the determining state to issue a reading command to the memory;

a verification state, when the execution of reading is completed, the state machine enters the verification state from the reading execution state to verify whether or not the execution of reading is successful, when the execution of reading is successful, the state machine returns to the searching state to execute execution of reading on the next memory address; and

an ending state, when the execution of reading fails, the state machine enters the ending state from the verification state.

9. The control device of claim 4, wherein the state machine would directly enter the ending state when the designated memory blocks are fully read in the searching state.

10. The control device as claimed in claim 4, wherein the state machine designates a memory address of a memory block within the memory for writing, the state machine further comprising the following states:

an idle state, which is the initial state of the said state machine;

a determining state, when the designated memory blocks are not fully written, the state machine enters the determining state from the searching state to check the memory address and a state indicator; when the memory address is not within the memory blocks to be written or the state indicator is labeled as “not-to-be-written”, the state machine returns to the searching state to re-check the next memory address and its state indicator;

a writing execution state, when the memory address is within the memory block, and the state indicator is labeled as “to-be-written”, the state machine enters the execution of writing from the determining state to issue a writing command to the memory;

a verification state, when the execution of writing is completed, the state machine enters the verification state from the writing execution state to verify whether or not the execution of writing is successful, when the execution of writing is successful, the state machine returns to the searching state to execute writing on the next memory address; and

an ending state, when the execution of writing fails, the state machine enters the ending state from the verification state.

11. The control device as claimed in claim 10, wherein the state machine would directly enter the ending state when the designated memory blocks are fully written in the searching state.

12. The control device as claimed in claim 4, wherein the state machine designates a memory address of a memory block within the memory for erasing, the state machine further comprising the following states:

an idle state, which is the initial state of the said state machine;

a determining state, when the designated memory blocks are not fully erased, the state machine enters the determining state from the searching state to check the memory address and a state indicator, when the memory address is not within the memory blocks to be erased or the state indicator is labeled as “not-to-be-erased”, the state machine returns to the searching state to re-check the next memory address and its state indicator;

an erasing execution state, when the memory address is within the memory block, and the state indicator is labeled as “to-be-erased”, the state machine enters the erasing execution state from the determining state to issue an erasing command to the memory;

a verification state, when the erasing execution is completed, the state machine enters the verification state from the writing execution state to verify whether or not the erasing execution is successful, when the erasing execution is successful, the state machine returns to the searching state to execute an iterant erasing execution on the next memory address; and

an ending state, when the erasing execution fails, the state machine enters the ending state from the verification state.

13. As claimed in claim 12 the control device, wherein the state machine would directly enter the ending state when the designated memory blocks are fully erased in the searching state.