US20070131968A1 - Field effect transistor - Google Patents
Field effect transistor Download PDFInfo
- Publication number
- US20070131968A1 US20070131968A1 US11/603,224 US60322406A US2007131968A1 US 20070131968 A1 US20070131968 A1 US 20070131968A1 US 60322406 A US60322406 A US 60322406A US 2007131968 A1 US2007131968 A1 US 2007131968A1
- Authority
- US
- United States
- Prior art keywords
- gate electrode
- field effect
- effect transistor
- semiconductor layer
- transistor according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 230000005669 field effect Effects 0.000 title claims description 83
- 239000004065 semiconductor Substances 0.000 claims description 47
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 40
- 229910052681 coesite Inorganic materials 0.000 claims description 20
- 229910052906 cristobalite Inorganic materials 0.000 claims description 20
- 239000000377 silicon dioxide Substances 0.000 claims description 20
- 229910052682 stishovite Inorganic materials 0.000 claims description 20
- 229910052905 tridymite Inorganic materials 0.000 claims description 20
- 229910052725 zinc Inorganic materials 0.000 claims description 10
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 6
- 150000001875 compounds Chemical class 0.000 claims description 5
- 229910052733 gallium Inorganic materials 0.000 claims description 3
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 3
- 229910052757 nitrogen Inorganic materials 0.000 claims description 3
- 230000001590 oxidative effect Effects 0.000 claims description 3
- 239000000463 material Substances 0.000 abstract description 10
- 229910002704 AlGaN Inorganic materials 0.000 description 101
- 238000000034 method Methods 0.000 description 55
- 239000000758 substrate Substances 0.000 description 25
- 239000010409 thin film Substances 0.000 description 24
- 238000004519 manufacturing process Methods 0.000 description 22
- 239000010408 film Substances 0.000 description 18
- 239000007789 gas Substances 0.000 description 10
- 238000000206 photolithography Methods 0.000 description 10
- 230000001965 increasing effect Effects 0.000 description 9
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 7
- 238000005530 etching Methods 0.000 description 7
- 229910052738 indium Inorganic materials 0.000 description 7
- 229910052718 tin Inorganic materials 0.000 description 7
- 238000005566 electron beam evaporation Methods 0.000 description 5
- 229910052594 sapphire Inorganic materials 0.000 description 5
- 239000010980 sapphire Substances 0.000 description 5
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 4
- VTMVHDZWSFQSQP-VBNZEHGJSA-N dezocine Chemical compound C1CCCC[C@H]2CC3=CC=C(O)C=C3[C@]1(C)[C@H]2N VTMVHDZWSFQSQP-VBNZEHGJSA-N 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 230000001681 protective effect Effects 0.000 description 4
- 238000001552 radio frequency sputter deposition Methods 0.000 description 4
- 229910002229 La2−xSrxCuO4 Inorganic materials 0.000 description 3
- BTGZYWWSOPEHMM-UHFFFAOYSA-N [O].[Cu].[Y].[Ba] Chemical compound [O].[Cu].[Y].[Ba] BTGZYWWSOPEHMM-UHFFFAOYSA-N 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 2
- 238000000608 laser ablation Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910010092 LiAlO2 Inorganic materials 0.000 description 1
- 229910010936 LiGaO2 Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000002109 crystal growth method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 125000005842 heteroatom Chemical group 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28575—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
- H01L21/28581—Deposition of Schottky electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/47—Schottky barrier electrodes
- H01L29/475—Schottky barrier electrodes on AIII-BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/4175—Source or drain electrodes for field effect devices for lateral devices where the connection to the source or drain region is done through at least one part of the semiconductor substrate thickness, e.g. with connecting sink or with via-hole
Definitions
- the present invention relates to a field effect transistor using a nitride semiconductor, which is applicable to a power switching device for use in the power supply circuit of a consumer appliance.
- GaN semiconductor is promising for the material of future high power switching devices owing to its high saturation velocity and breakdown electric field. So far, AlGaN/GaN hetero-junction field effect transistor (HFETs) have been demonstrated with both a low specific on-state resistance and high breakdown voltage taking advantage of inherent high sheet carrier density at the hetro-interface caused by built-in polarization field. Further, as substrate materials, GaN wide-gap semiconductor materials can be grown on Si substrates that can be increased in area with a high thermal conductivity and low cost, as well as conventionally used sapphire and SiC substrates. Thus GaN semiconductor has a number of advantages to power devices.
- HFETs hetero-junction field effect transistor
- FIG. 8 is a sectional view showing the structure of the conventional field effect transistor using a GaN semiconductor.
- reference numeral 801 denotes a SiC substrate
- reference numeral 802 denotes an AlN buffer layer
- reference numeral 803 denotes a first undoped GaN layer
- reference numeral 804 denotes a first AlGaN layer
- reference numeral 805 denotes a Ti/Al drain electrode
- reference numeral 806 denotes a protective film
- reference numeral 807 denotes a Ni/Au gate electrode
- reference numeral 808 denotes a Ti/Al source electrode.
- the AlN buffer layer 802 , the first undoped GaN layer 803 , and the first AlGaN layer 804 are formed in this order on the SiC substrate 801 , the Ti/Al source electrode 808 , the Ti/Al drain electrode 805 , and the Ni/Au gate electrode 807 are formed on the first AlGaN layer 804 , the protective film 806 made of SiO 2 and SiN is formed so as to cover the Ni/Au gate electrode 807 , the Ti/Al drain electrode 805 , and a part of the Ti/Al source electrode 808 , and a part of the Ti/Al source electrode 808 penetrates the protective film 806 and is exposed on the protective film 806 .
- normally-on type device When the normally-on type device is applied to the device of power control circuit, the circuit may be broken due to short-circuit. Thus normally-off type having a positive threshold voltage is strongly required.
- an object of the present invention is to provide a field effect transistor that achieves a normally-off operation by using a conductive oxide having a higher work function for a gate electrode and outputs a large current with a low specific on-state resistance.
- the field effect transistor of the present invention uses a conductive oxide for a gate electrode.
- a threshold voltage is higher than 0 V.
- the conductive oxide used for the gate electrode has a work function of at least 5.6 eV.
- the conductive oxide is composed of indium tin oxide containing one of Zn and Ga.
- An insulating film is formed so as to have an opening on a semiconductor layer being in contact with the gate electrode, and the gate electrode is formed so as to cover the opening formed on the insulating film.
- a recessed portion is formed on a surface of the semiconductor layer being in contact with the gate electrode, and the gate electrode is formed in contact with at least a part of a surface of the recessed portion.
- the gate electrode is in contact with the surface of the semiconductor layer, and an interface between the gate electrode and the semiconductor layer lies above the surface of the semiconductor layer having no interface with the gate electrode.
- the gate electrode is in contact with the surface of the semiconductor layer, and an oxide layer is formed on the side of the gate electrode.
- the oxide layer is obtained by oxidizing the surface of the semiconductor layer.
- the semiconductor layer is made of a compound semiconductor containing nitrogen.
- the semiconductor layer is formed in contact with the gate electrode, a source electrode, and a drain electrode.
- the gate electrode is in direct contact with the semiconductor layer.
- the gate electrode is placed on the semiconductor layer via the insulating film.
- the insulating film is a thermal oxide film made of one of SiO 2 and the compound semiconductor.
- FIG. 1 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 1 of the present invention
- FIG. 2 is a graph showing the relationship between a work function of the gate electrode of the field effect transistor and a pinch-off voltage of the field effect transistor according to Embodiment 1;
- FIG. 3A is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention.
- FIG. 3B is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention.
- FIG. 3C is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention.
- FIG. 3D is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention.
- FIG. 3E is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention.
- FIG. 4 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 2 of the present invention
- FIG. 5A is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 2 of the present invention.
- FIG. 5B is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 2 of the present invention.
- FIG. 5C is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 2 of the present invention.
- FIG. 5D is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 2 of the present invention.
- FIG. 5E is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 2 of the present invention.
- FIG. 5F is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 2 of the present invention.
- FIG. 6 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 3 of the present invention.
- FIG. 7A is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention.
- FIG. 7B is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention.
- FIG. 7C is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention.
- FIG. 7D is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention.
- FIG. 7E is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention.
- FIG. 8 is a sectional view showing the configuration of a conventional field effect transistor using a GaN semiconductor.
- FIG. 9 is a sectional view showing the configuration of an MIS transistor using the conductive oxide of the present invention for the gate electrode.
- a conductive oxide such as ZnInSnO having a higher work function is used for a gate electrode.
- ZnInSnO has a work function of 6.1 eV (see Ji Cui et al, Advanced Materials. 13, No. 19, 1476 (2001)), which is higher than 5.6 eV of conventionally used Pt, thereby achieving a normally-off operation keeping high sheet carrier concentration Ns.
- the threshold voltage can be increased not only by a structure that reduces Ns, but also by increasing a work function ⁇ M of the gate electrode.
- FIG. 1 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 1 of the present invention.
- reference numeral 101 denotes a sapphire substrate
- reference numeral 102 denotes an AlN buffer layer
- reference numeral 103 denotes a first undoped GaN layer
- reference numeral 104 denotes a first undoped AlGaN layer
- reference numeral 105 denotes a SiO 2 thin film
- reference numeral 106 denotes a Ti/Al drain electrode
- reference numeral 107 denotes a ZnInSnO gate electrode
- reference numeral 108 denotes a Ti/Al source electrode.
- FIG. 1 shows the configuration of the field effect transistor of so-called normally-off type according to Embodiment 1.
- a threshold voltage V P is larger than 0 V.
- the feature of this configuration is the use of ZnInSnO for the gate electrode.
- the AlN buffer layer 102 having a thickness of 0.5 ⁇ m
- the first undoped GaN layer 103 having a thickness of 3 ⁇ m
- the first undoped AlGaN layer 104 having a composition of Al 0.25 Ga 0.75 N with a thickness of 20 nm are formed in this order on a plane (0001) of the sapphire substrate 101 .
- the first undoped AlGaN layer 104 is formed with a recessed portion and has a thickness of 12 nm in the recessed portion.
- the first undoped AlGaN layer 104 may be an n-type AlGaN layer doped with Si.
- the composition ratio of the first undoped AlGaN layer 104 is Al 0.25 Ga 0.75 N, but the first undoped AlGaN layer 104 may be an undoped AlGaN and n-type AlGaN layer with any composition ratio as long as excellent transistor characteristics are obtained.
- the recessed portion of the first undoped AlGaN layer 104 has a thickness enabling a normally-off operation having a threshold voltage of 0 V or higher.
- the Ti/Al source electrode 108 and the Ti/Al drain electrode 106 are formed in this order. These two electrodes are made of Ti having a thickness of 50 nm and Al having a thickness of 300 nm.
- the SiO 2 thin film 105 having a thickness of 400 nm is formed between these two electrodes.
- the SiO 2 thin film 105 has an opening that reaches the first undoped AlGaN layer 104 and is formed so as to open the recessed portion of the first undoped AlGaN layer 104 .
- the SiO 2 thin film 105 is used, but instead, an insulating film made of a material including SiN x , polyimide, and BCB (Benzocyclobutane) may be used. Further, the ZnInSnO gate electrode 107 having a thickness of 200 nm is formed in contact with the recessed portion of the first undoped AlGaN layer 104 and the SiO 2 thin film 105 .
- the ZnInSnO gate electrode 107 is formed in contact with the entire recessed portion of the first undoped AlGaN layer 104 and the SiO 2 thin film 105 , the ZnInSnO gate electrode 107 may be formed in contact only with the bottom side of the recessed portion of the first undoped AlGaN layer 104 .
- ZnInSnO is used for the gate electrode, a material such as La 2 ⁇ x Sr x CuO 4 and yttrium barium copper oxygen (YBCO) may be used for the gate electrode.
- YBCO yttrium barium copper oxygen
- the first undoped AlGaN layer 104 may have a thickness enabling a threshold voltage of 0 V and the field effect transistor may have no recessed configuration as described in Background of the Invention.
- ZnInSnO having a work function of 6.1 eV higher than that of conventionally used Ni is used for the gate electrode.
- ⁇ M represents the work function of the gate electrode
- X AlGaN represents the electron affinity of the first undoped AlGaN layer 104
- ⁇ E c represents the height of an energy barrier formed by the heterostructure of the first undoped AlGaN layer 104 and the first undoped GaN layer 103
- d AlGaN represents the thickness of the first undoped AlGaN layer 104 immediately below the gate
- q represents the charge of electrons
- ⁇ o represents an permittivity in vacuum
- ⁇ AlGaN represents the relative dielectric constant of the AlGaN layer
- Ns represents the sheet carrier concentration of electrons in a channel immediately below the gate electrode.
- FIG. 2 is a graph showing the relationship between a work function of the gate electrode of the field effect transistor and a pinch-off voltage of the field effect transistor according to Embodiment 1, that is, the relationship between V P and ⁇ M of the field effect transistor having Ns of 3.4 ⁇ 10 12 (cm ⁇ 2 ) and 6.2 ⁇ 10 12 (cm ⁇ 2 ).
- the composition ratio of the first undoped AlGaN layer is Al 0.14 Ga 0.86 N
- the thickness d AlGaN is 20 nm
- ⁇ AlGaN is 9.43
- ⁇ E c is 0.18 eV
- X AlGaN is 3.61 eV.
- the composition ratio of the first undoped AlGaN layer is Al 0.19 Ga 0.81 N
- the thickness d AlGaN is 20 nm
- ⁇ AlGaN is 9.41
- ⁇ E c is 0.25 eV
- X AlGaN is 3.44 eV.
- Ns required for a normally-off operation having V P of 0 V or higher can be increased up to 6.2 ⁇ 10 12 (cm ⁇ 2 ) by using, for example, ZnInSnO having a high work function (6.1 eV), thereby suppressing the specific on-state resistance increased by the normally-off operation.
- a sheet carrier concentration required for a normally-off operation can be considerably increased from conventional 3.4 ⁇ 10 12 (cm ⁇ 2 ) to 6.2 ⁇ 10 12 (cm ⁇ 2 ), thereby reducing the specific on-state resistance.
- the recessed configuration of the present embodiment makes it possible to increase the thickness of the AlGaN layer on the recessed portion required for a normally-off operation, so that a leakage current caused by a tunnel effect can be further reduced and a higher positive voltage can be applied to the gate. Therefore, it is possible to achieve a field effect transistor of normally-off type that outputs a large current with a low on resistance.
- FIG. 3 the following will describe an example of the fabrication method of the field effect transistor shown in FIG. 1 .
- FIG. 3 is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention.
- reference numeral 301 denotes a sapphire substrate
- reference numeral 302 denotes an AlN buffer layer
- reference numeral 303 denotes a first undoped GaN layer
- reference numeral 304 denotes a first undoped AlGaN layer
- reference numeral 305 denotes a SiO 2 thin film
- reference numeral 306 denotes a resist
- reference numeral 307 denotes a Ti/Al source electrode
- reference numeral 308 denotes a Ti/Al drain electrode
- reference numeral 309 denotes a ZnInSnO gate electrode.
- the AlN buffer layer 302 having a thickness of 0.5 ⁇ m, the first undoped GaN layer 303 having a thickness of 3 ⁇ m, and the first undoped AlGaN layer 304 having a thickness of 25 nm are formed in this order on a plane (0001) of the sapphire substrate 301 by metal organic chemical vapor deposition (MOCVD) ( FIG. 3A ).
- the first undoped AlGaN layer 304 is formed with a composition of Al 0.25 Ga 0.75 N.
- the SiO 2 thin film 305 having a thickness of 400 nm is selectively formed on the first undoped AlGaN layer 304 ( FIG. 3B ).
- the SiO 2 thin film 305 is formed over the first undoped AlGaN layer 304 by, for example, chemical vapor deposition (CVD) using SiH 4 and O 2 .
- CVD chemical vapor deposition
- the formation areas of the drain electrode and the source electrode are selectively removed by a photolithography process using the resist 306 and wet etching using hydrofluoric acid.
- the Ti/Al source electrode 307 and the Ti/Al drain electrode 308 are formed so as to contain Ti of 50 nm and Al of 300 nm on the first undoped AlGaN layer 304 on which the SiO 2 thin film 305 is opened ( FIG. 3C ).
- the source electrode and the drain electrode are simultaneously formed by, for example, the photolithography process and a lift-off method using electron-beam evaporation.
- an opening is formed on the SiO 2 thin film 305 , the first undoped AlGaN layer 304 exposed through the opening is etched and selectively reduced in thickness, and the recessed portion is formed on the first undoped AlGaN layer 304 ( FIG. 3D ).
- the recessed structure is formed by selectively removing the SiO 2 thin film 305 by, for example, the photolithography process and wet etching using hydrofluoric acid, and the first undoped AlGaN layer 304 is selectively reduced in thickness to 12 nm by inductive coupled plasma (ICP) etching using Cl 2 gas.
- ICP inductive coupled plasma
- the ZnInSnO gate electrode 309 is formed in contact with the recessed portion of the first undoped AlGaN layer 304 ( FIG. 3E ).
- the resist is patterned using photolithography, a ZnInSnO film is formed with a thickness of 200 nm by, for example, electron-beam evaporation, and the gate electrode is formed by the lift-off method.
- the field effect transistor of the present embodiment it is possible to perform a normally-off operation with a low on resistance and a large current between the source and the drain.
- FIG. 4 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 2 of the present invention.
- reference numeral 401 denotes an n-type Si substrate
- reference numeral 402 denotes an AlN buffer layer
- reference numeral 403 denotes a first undoped GaN layer
- reference numeral 404 denotes a first undoped AlGaN layer
- reference numeral 405 denotes a Ti/Al drain electrode
- reference numeral 406 denotes a ZnInSnO gate electrode
- reference numeral 407 denotes a Ti/Al source electrode
- reference numeral 408 denotes a Au wire
- reference numeral 409 denotes a via hole
- reference numeral 410 denotes an Al backside source electrode.
- FIG. 4 shows the configuration of the field effect transistor using the ZnInSnO gate electrode 406 according to Embodiment 2.
- the AlN buffer layer 402 having a thickness of 200 nm
- the first undoped GaN layer 403 having a thickness of 1 ⁇ m
- the first undoped AlGaN layer 404 having a composition of Al 0.25 Ga 0.75 N are formed in this order on a plane (111) of the n-type Si substrate 401 .
- the first undoped AlGaN layer 404 includes a convex portion.
- the convex portion is 12 nm in thickness and the other portions are 10 nm in thickness.
- the composition ratio of the first n-type AlGaN layer 404 is Al 0.25 Ga 0.75 N.
- the first undoped AlGaN layer 404 may be an undoped AlGaN and n-type AlGaN layer with any composition ratio as long as excellent transistor characteristics are obtained.
- the thickness of the convex portion of the first undoped AlGaN layer 404 is set so as to enable a normally-off operation.
- the ZnInSnO gate electrode 406 is formed on the convex portion of the first undoped AlGaN layer 404 and the Ti/Al source electrode 407 and the Ti/Al drain electrode 405 are formed on portions other than the convex portion of the first undoped AlGaN layer 404 .
- the first undoped AlGaN layer 404 includes the convex portion because when a ZnInSnO film is formed over the substrate, it is necessary to prevent Zn, In and Sn of ZnInSnO from being diffused into the first undoped AlGaN layer 404 because those materials increase the contact resistance of the source and drain and a leakage current between the gate and drain and between the gate and source.
- portions where Zn, In and Sn are diffused are selectively removed to form the convex portion of the undoped AlGaN layer and the source and drain electrodes are formed on the recessed portions other than the convex portion, so that the contact resistance is prevented from increasing and a leakage current is reduced.
- a material such as La 2 ⁇ x Sr x CuO 4 and yttrium barium copper oxygen (YBCO) may be used for the gate electrode.
- a hole called the via hole 409 is formed so as to penetrate the first undoped AlGaN layer 404 , the first undoped GaN layer 403 , and the AlN buffer layer 402 and reach the n-type Si substrate 401 .
- the Au wire 408 is formed such that the Ti/Al source electrode 407 and the n-type Si substrate 401 are in contact with each other through the via hole, and the Al backside source electrode 410 is formed on the backside of the n-type Si substrate 401 .
- This wiring can reduce a chip area because this structure does not need an area for the source pad electrode.
- FIG. 5 the following will describe an example of the fabrication method of the field effect transistor shown in FIG. 4 .
- FIG. 5 is a sectional view showing the fabrication method of the field effect transistor according to Embodiment 2 of the present invention.
- reference numeral 501 denotes an n-type Si substrate
- reference numeral 502 denotes an AlN buffer layer
- reference numeral 503 denotes a first undoped GaN layer
- reference numeral 504 denotes a first undoped AlGaN layer
- reference numeral 505 denotes a ZnInSnO thin film
- reference numeral 506 denotes a ZnInSnO gate electrode
- reference numeral 507 denotes a resist
- reference numeral 508 denotes a Ti/Ai source electrode
- reference numeral 509 denotes a Ti/Al drain electrode
- reference numeral 510 denotes a via hole
- reference numeral 511 denotes a Au wire
- reference numeral 512 denotes an Al backside source electrode.
- the AlN buffer layer 502 having a thickness of 200 nm, the first undoped GaN layer 503 having a thickness of 1 ⁇ m, and the first n-type AlGaN layer 504 having a thickness of 12 nm are formed in this order on a plane (111) of the n-type Si substrate 501 by MOCVD ( FIG. 5A ).
- the first undoped AlGaN layer 504 is formed with a composition of Al 0.25 Ga 0.75 N.
- the ZnInSnO thin film 505 having a thickness of 100 nm is formed by RF sputtering ( FIG. 5B ).
- the ZnInSnO thin film 505 is formed by RF sputtering but may be formed by laser ablation. After the ZnInSnO thin film 505 is formed, the ZnInSnO thin film 505 is selectively removed with the resist 507 serving as a mask. In addition, using the resist 507 , the convex structure of the first undoped AlGaN layer 504 is formed. In order to selectively remove the ZnInSnO thin film 505 , the ZnInSnO thin film 505 is selectively removed using a photolithography process with the resist 507 and ICP etching of mixed gas of CF 4 gas and O 2 gas.
- the first undoped AlGaN layer having a thickness of 2 nm is selectively removed by ICP etching using Cl 2 gas, so that the first undoped AlGaN layer 504 is convexly formed ( FIG. 5C ).
- the Ti/Al source electrode 508 and the Ti/Al drain electrode 509 are formed so as to contain Ti of 50 nm and Al of 300 nm on portions other than the convex portion of the first undoped AlGaN layer 504 ( FIG. 5D ).
- the source electrode and the drain electrode are simultaneously formed by, for example, the photolithography process and a lift-off method using electron-beam evaporation.
- a hole called the via hole 510 is formed so as to penetrate the first undoped AlGaN layer 504 and the first undoped GaN layer 503 and reach the n-type Si substrate 501 ( FIG. 5E ).
- the via hole 510 is formed by, for example, selectively removing the first undoped AlGaN layer 504 and the first undoped GaN layer 503 using the photolithography process and ICP etching of Cl 2 gas.
- the Al backside source electrode 512 is formed on the backside of the n-type Si substrate 501 , and the Au wire 511 is formed in contact with the Ti/Al source electrode 508 and the n-type Si substrate 501 via the via hole 510 ( FIG. 5F ).
- the Al backside source electrode 512 is formed by electron-beam evaporation.
- the Au wire 511 is formed by the photolithography process and the lift-off method using electroplating.
- a gate electrode material having a high work function makes it possible to achieve the field effect transistor of normally-off type having a low specific on-state resistance, thereby reducing the contact resistance of the source and drain and the leakage current of the gate.
- a conductive oxide such as ZnInSnO having a high work function is used for the gate electrode, thereby achieving a normally-off operation while reducing an increase in the specific on-state resistance without reducing a sheet carrier concentration. Further, portions where Zn, In and Sn are diffused in the undoped AlGaN layer are selectively removed to form a convex portion of the undoped AlGaN layer and the gate electrode is formed on the convex portion, and the source and drain electrodes are formed on the recessed portions, so that the contact resistance of the source and drain electrodes is not increased and a leakage current is reduced.
- FIG. 6 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 3 of the present invention.
- reference numeral 601 denotes a GaN substrate
- reference numeral 602 denotes a first undoped GaN layer
- reference numeral 603 denotes a first undoped AlGaN layer
- reference numeral 604 denotes a Ti/Al drain electrode
- reference numeral 605 denotes an AlGaNO x oxide layer
- reference numeral 606 denotes a ZnInSnO gate electrode
- reference numeral 607 denotes a Ti/Al source electrode.
- FIG. 6 shows the structure of the field effect transistor using ZnInSnO for the gate electrode according to Embodiment 3.
- the first undoped GaN layer 602 having a thickness of 5 ⁇ m and the first undoped AlGaN layer having a thickness of 12 nm and are formed in this order on a plane (0001) of the GaN substrate 601 .
- the composition ratio of the first undoped AlGaN layer 603 is Al 0.25 Ga 0.75 N.
- the first undoped AlGaN layer 603 may be an undoped AlGaN layer and an n-type AlGaN layer with any composition ratio as long as excellent transistor characteristics are obtained.
- the thickness of the first undoped AlGaN layer 603 is set so as to enable a normally-off operation.
- the ZnInSnO gate electrode 606 and the AlGaNO x oxide layer 605 are formed on the first undoped AlGaN layer 603 .
- Zn, In and Sn of ZnInSnO are diffused into the first undoped AlGaN layer 603 .
- the diffused Zn, In and Sn of ZnInSnO increase the contact resistance of the source and the drain and a leakage current between the gate and drain and between the gate and source.
- the AlGaNO x oxide layer 605 is formed to increase resistance.
- ZnInSnO is used for the gate electrode
- a material such as La 2 ⁇ x Sr x CuO 4 and yttrium barium copper oxygen (YBCO) may be used for the gate electrode.
- FIG. 7 the following will describe an example of the fabrication method of the field effect transistor shown in FIG. 6 .
- FIG. 7 is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention.
- reference numeral 701 denotes a GaN substrate
- reference numeral 702 denotes a first undoped GaN layer
- reference numeral 703 denotes a first undoped AlGaN layer
- reference numeral 704 denotes a ZnInSnO gate electrode
- reference numeral 705 denotes an AlGaNO x oxide layer
- reference numeral 706 denotes a Ti/Al source electrode
- reference numeral 707 denotes a Ti/Al drain electrode.
- the first undoped GaN layer 702 having a thickness of 5 ⁇ m and the first n-type AlGaN layer 703 having a thickness of 12 nm are formed in this order on a plane (0001) of the GaN substrate 701 by MOCVD ( FIG. 7A ).
- the first undoped AlGaN layer 703 is formed with a composition of Al 0.25 Ga 0.75 N.
- the ZnInSnO gate electrode 704 is formed ( FIG. 7B ).
- the ZnInSnO gate electrode 704 is formed as follows: a ZnInSnO thin film is entirely formed by, for example, RF sputtering.
- the ZnInSnO thin film is selectively removed by a photolithography process and ICP etching using mixed gas of CF 4 gas and O 2 gas.
- the ZnInSnO thin film is formed by RF sputtering but may be formed by laser ablation.
- the AlGaNO x oxide layer 705 is formed ( FIG. 7C ).
- heat of about 1000° C. is applied to the first undoped AlGaN layer having a thickness of 2 nm in an atmosphere of O 2 . Using this oxidation process, the AlGaNO x oxide layer 705 is formed.
- the AlGaNO x oxide layer 705 is selectively removed on the formation areas of the source electrode and the drain electrode to expose the first undoped AlGaN layer ( FIG. 7D ).
- the first undoped AlGaN layer 703 is selectively exposed by removing the AlGaNO x oxide layer 705 using a photolithography process and ICP etching using Cl 2 gas.
- the Ti/Al source electrode 706 and the Ti/Al drain electrode 707 are formed on the exposed first undoped AlGaN layer 703 in this order so as to contain Ti of 50 nm and Al of 300 nm ( FIG.
- the source electrode and the drain electrode are simultaneously formed by, for example, a lift-off method using electron-beam evaporation.
- a normally-off field effect transistor having a low specific on-state resistance can be realized with a gate electrode material having a high work function.
- this embodiment can reduce the contact resistance and the leakage current.
- a conductive oxide such as ZnInSnO having a high work function is used for the gate electrode, there by achieving a normally-on operation while suppressing an increase of the specific on-state resistance without reducing a sheet carrier concentration. Further, the oxidation makes nonconductive the surface of the first undoped AlGaN layer diffusing Zn, In and Sn of ZnInSnO, resulting in reducing the contact resistance of the source and drain electrodes and the leakage current.
- the substrates used in the embodiments shown in FIGS. 1, 4 and 6 may have any plane direction.
- a plane direction with an off-angle relative to a representative plane such as a plane (0001) may be used.
- the substrate may be made of one of GaN, SiC, ZnO, Si, GaAs, GaP, InP, LiGaO 2 , LiAlO 2 , and a mixed crystal thereof.
- the buffer layer is not limited to the AlN layer, and thus the buffer layer may be a nitride semiconductor layer of GaN or with any composition ratio as long as a preferable GaN crystal is formed on the buffer layer.
- the epitaxial growth layer of the field effect transistor described above may include a nitride semiconductor with any composition ratio or any multilayer structure as long as desired transistor characteristics are obtained.
- the crystal growth method is not limited to MOCVD and thus a layer formed by, for example, one of molecular beam epitaxy (MBE) and hydride vapor phase epitaxy (HVPE) may be included.
- the epitaxial growth layer may contain, as constituent elements, one of a V group element such as As and P and a III group element such as B.
- FIG. 9 shows the structure of an MIS transistor using the conductive oxide of the present invention for the gate electrode.
- an AlGaN layer 902 is formed on a GaN substrate 901
- an insulating film 903 made of, for example, SiO 2 and SiN and AlN is formed on the AlGaN layer 902
- a Ti/Al source electrode 904 and a Ti/Al drain electrode 905 are formed on the AlGaN layer 902 on which the insulating film 903 is partly removed.
- a gate electrode 906 made of ZnInSnO is formed between the Ti/Al source electrode 904 and the Ti/Al drain electrode 905 and on the insulating film 903 .
- the MIS structure it is possible to achieve a normally-off operation while reducing an increase in on resistance in a similar manner to the foregoing field effect transistors.
- a carrier on a surface of the AlGaN layer 902 can be made ineffective, thereby reducing an increase in leakage current between the gate and drain.
- an oxide film obtained by thermal oxidation on the surface of the AlGaN layer 902 may be used.
Abstract
Description
- The present invention relates to a field effect transistor using a nitride semiconductor, which is applicable to a power switching device for use in the power supply circuit of a consumer appliance.
- GaN semiconductor is promising for the material of future high power switching devices owing to its high saturation velocity and breakdown electric field. So far, AlGaN/GaN hetero-junction field effect transistor (HFETs) have been demonstrated with both a low specific on-state resistance and high breakdown voltage taking advantage of inherent high sheet carrier density at the hetro-interface caused by built-in polarization field. Further, as substrate materials, GaN wide-gap semiconductor materials can be grown on Si substrates that can be increased in area with a high thermal conductivity and low cost, as well as conventionally used sapphire and SiC substrates. Thus GaN semiconductor has a number of advantages to power devices.
- Referring to
FIG. 8 , the following will describe an example of a reported field effect transistor using a nitride semiconductor. -
FIG. 8 is a sectional view showing the structure of the conventional field effect transistor using a GaN semiconductor. - In
FIG. 8 ,reference numeral 801 denotes a SiC substrate,reference numeral 802 denotes an AlN buffer layer,reference numeral 803 denotes a first undoped GaN layer,reference numeral 804 denotes a first AlGaN layer,reference numeral 805 denotes a Ti/Al drain electrode,reference numeral 806 denotes a protective film,reference numeral 807 denotes a Ni/Au gate electrode, andreference numeral 808 denotes a Ti/Al source electrode. In this structure, theAlN buffer layer 802, the firstundoped GaN layer 803, and the first AlGaNlayer 804 are formed in this order on theSiC substrate 801, the Ti/Al source electrode 808, the Ti/Al drain electrode 805, and the Ni/Au gate electrode 807 are formed on the first AlGaNlayer 804, theprotective film 806 made of SiO2 and SiN is formed so as to cover the Ni/Au gate electrode 807, the Ti/Al drain electrode 805, and a part of the Ti/Al source electrode 808, and a part of the Ti/Al source electrode 808 penetrates theprotective film 806 and is exposed on theprotective film 806. With this structure, it is possible to achieve a field effect transistor having a breakdown voltage of 600 V, a current density of 850 A/cm2 between the source and drain, and a specific on-state resistance (RonA) of 3.3 mΩcm2. - However, as a device for power control, normally off operation is demanded which interrupts current between the source and drain at a gate voltage of 0 V as in Si power MOS transistors. The conventional AlGaN/GaN HFET on the SiC substrate performs a normally-on operation that passes current between the source and drain at the gate voltage of 0 V.
- When the normally-on type device is applied to the device of power control circuit, the circuit may be broken due to short-circuit. Thus normally-off type having a positive threshold voltage is strongly required.
- In order to achieve a normally-off operation having a positive threshold voltage, it is necessary to reduce the sheet carrier concentration of electrons in a channel. However, in this case, there is a problem that the specific on-state resistance is increased.
- In view of the foregoing technical problem, an object of the present invention is to provide a field effect transistor that achieves a normally-off operation by using a conductive oxide having a higher work function for a gate electrode and outputs a large current with a low specific on-state resistance.
- In order to attain the object, the field effect transistor of the present invention uses a conductive oxide for a gate electrode.
- A threshold voltage is higher than 0 V.
- The conductive oxide used for the gate electrode has a work function of at least 5.6 eV.
- The conductive oxide is composed of indium tin oxide containing one of Zn and Ga.
- An insulating film is formed so as to have an opening on a semiconductor layer being in contact with the gate electrode, and the gate electrode is formed so as to cover the opening formed on the insulating film.
- A recessed portion is formed on a surface of the semiconductor layer being in contact with the gate electrode, and the gate electrode is formed in contact with at least a part of a surface of the recessed portion.
- The gate electrode is in contact with the surface of the semiconductor layer, and an interface between the gate electrode and the semiconductor layer lies above the surface of the semiconductor layer having no interface with the gate electrode.
- The gate electrode is in contact with the surface of the semiconductor layer, and an oxide layer is formed on the side of the gate electrode. The oxide layer is obtained by oxidizing the surface of the semiconductor layer.
- The semiconductor layer is made of a compound semiconductor containing nitrogen. The semiconductor layer is formed in contact with the gate electrode, a source electrode, and a drain electrode.
- The gate electrode is in direct contact with the semiconductor layer.
- The gate electrode is placed on the semiconductor layer via the insulating film.
- The insulating film is a thermal oxide film made of one of SiO2 and the compound semiconductor.
-
FIG. 1 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 1 of the present invention; -
FIG. 2 is a graph showing the relationship between a work function of the gate electrode of the field effect transistor and a pinch-off voltage of the field effect transistor according to Embodiment 1; -
FIG. 3A is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention; -
FIG. 3B is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention; -
FIG. 3C is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention; -
FIG. 3D is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention; -
FIG. 3E is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention; -
FIG. 4 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according toEmbodiment 2 of the present invention; -
FIG. 5A is a process sectional view showing the fabrication method of the field effect transistor according toEmbodiment 2 of the present invention; -
FIG. 5B is a process sectional view showing the fabrication method of the field effect transistor according toEmbodiment 2 of the present invention; -
FIG. 5C is a process sectional view showing the fabrication method of the field effect transistor according toEmbodiment 2 of the present invention; -
FIG. 5D is a process sectional view showing the fabrication method of the field effect transistor according toEmbodiment 2 of the present invention; -
FIG. 5E is a process sectional view showing the fabrication method of the field effect transistor according toEmbodiment 2 of the present invention; -
FIG. 5F is a process sectional view showing the fabrication method of the field effect transistor according toEmbodiment 2 of the present invention; -
FIG. 6 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 3 of the present invention; -
FIG. 7A is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention; -
FIG. 7B is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention; -
FIG. 7C is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention; -
FIG. 7D is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention; -
FIG. 7E is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention; -
FIG. 8 is a sectional view showing the configuration of a conventional field effect transistor using a GaN semiconductor; and -
FIG. 9 is a sectional view showing the configuration of an MIS transistor using the conductive oxide of the present invention for the gate electrode. - In a field effect transistor of the present invention, instead of conventionally used metals such as Pd (a work function of 5.1 eV), Pt (a work function of 5.6 eV), and Ni (a work function of 5.1 eV) having relatively high work functions, a conductive oxide such as ZnInSnO having a higher work function is used for a gate electrode. ZnInSnO has a work function of 6.1 eV (see Ji Cui et al, Advanced Materials. 13, No. 19, 1476 (2001)), which is higher than 5.6 eV of conventionally used Pt, thereby achieving a normally-off operation keeping high sheet carrier concentration Ns. For normally-off operation, the threshold voltage can be increased not only by a structure that reduces Ns, but also by increasing a work function ΦM of the gate electrode.
- Referring to the accompanying drawings, embodiments of the field effect transistor using ZnInSnO as the gate electrode will be described below.
-
FIG. 1 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 1 of the present invention. - In
FIG. 1 ,reference numeral 101 denotes a sapphire substrate,reference numeral 102 denotes an AlN buffer layer,reference numeral 103 denotes a first undoped GaN layer,reference numeral 104 denotes a first undoped AlGaN layer,reference numeral 105 denotes a SiO2 thin film,reference numeral 106 denotes a Ti/Al drain electrode,reference numeral 107 denotes a ZnInSnO gate electrode, andreference numeral 108 denotes a Ti/Al source electrode. -
FIG. 1 shows the configuration of the field effect transistor of so-called normally-off type according to Embodiment 1. A threshold voltage VP is larger than 0 V. The feature of this configuration is the use of ZnInSnO for the gate electrode. In this configuration, theAlN buffer layer 102 having a thickness of 0.5 μm, the firstundoped GaN layer 103 having a thickness of 3 μm, and the firstundoped AlGaN layer 104 having a composition of Al0.25Ga0.75N with a thickness of 20 nm are formed in this order on a plane (0001) of thesapphire substrate 101. The firstundoped AlGaN layer 104 is formed with a recessed portion and has a thickness of 12 nm in the recessed portion. Further, the firstundoped AlGaN layer 104 may be an n-type AlGaN layer doped with Si. In this configuration, the composition ratio of the firstundoped AlGaN layer 104 is Al0.25Ga0.75N, but the firstundoped AlGaN layer 104 may be an undoped AlGaN and n-type AlGaN layer with any composition ratio as long as excellent transistor characteristics are obtained. In this case, the recessed portion of the firstundoped AlGaN layer 104 has a thickness enabling a normally-off operation having a threshold voltage of 0 V or higher. On portions other than the recessed portion of the firstundoped AlGaN layer 104, the Ti/Al source electrode 108 and the Ti/Al drain electrode 106 are formed in this order. These two electrodes are made of Ti having a thickness of 50 nm and Al having a thickness of 300 nm. The SiO2thin film 105 having a thickness of 400 nm is formed between these two electrodes. The SiO2thin film 105 has an opening that reaches the firstundoped AlGaN layer 104 and is formed so as to open the recessed portion of the firstundoped AlGaN layer 104. In this configuration, the SiO2thin film 105 is used, but instead, an insulating film made of a material including SiNx, polyimide, and BCB (Benzocyclobutane) may be used. Further, theZnInSnO gate electrode 107 having a thickness of 200 nm is formed in contact with the recessed portion of the firstundoped AlGaN layer 104 and the SiO2thin film 105. Although theZnInSnO gate electrode 107 is formed in contact with the entire recessed portion of the firstundoped AlGaN layer 104 and the SiO2thin film 105, theZnInSnO gate electrode 107 may be formed in contact only with the bottom side of the recessed portion of the firstundoped AlGaN layer 104. Although ZnInSnO is used for the gate electrode, a material such as La2−xSrxCuO4 and yttrium barium copper oxygen (YBCO) may be used for the gate electrode. The field effect transistor described above has a recessed configuration. The firstundoped AlGaN layer 104 may have a thickness enabling a threshold voltage of 0 V and the field effect transistor may have no recessed configuration as described in Background of the Invention. According to the field effect transistor of the present embodiment, ZnInSnO having a work function of 6.1 eV higher than that of conventionally used Ni is used for the gate electrode. Thus a normally-off type transistor can be obtained with a relatively high sheet carrier concentration on an AlGaN/GaN hetero junction, thereby achieving a field effect transistor with a low on resistance while keeping a normally-off operation. - The threshold voltage VP of the field effect transistor of
FIG. 1 is expressed by the following Equation (1):
where ΦM represents the work function of the gate electrode, XAlGaN represents the electron affinity of the firstundoped AlGaN layer 104, ΔEc represents the height of an energy barrier formed by the heterostructure of the firstundoped AlGaN layer 104 and the firstundoped GaN layer 103, dAlGaN represents the thickness of the firstundoped AlGaN layer 104 immediately below the gate, q represents the charge of electrons, εo represents an permittivity in vacuum, εAlGaN represents the relative dielectric constant of the AlGaN layer, and Ns represents the sheet carrier concentration of electrons in a channel immediately below the gate electrode. According to Equation (1), VP changes with Ns, ΦM and dAlGaN. Although VP can be set at 0 V or higher by reducing Ns, the reduced Ns increases the specific on-state resistance. -
FIG. 2 is a graph showing the relationship between a work function of the gate electrode of the field effect transistor and a pinch-off voltage of the field effect transistor according to Embodiment 1, that is, the relationship between VP and ΦM of the field effect transistor having Ns of 3.4×1012 (cm−2) and 6.2×1012 (cm−2). - In the field effect transistor of Ns=3.4×1012 (cm−2) of
FIG. 2 , the composition ratio of the first undoped AlGaN layer is Al0.14Ga0.86N, the thickness dAlGaN is 20 nm, εAlGaN is 9.43, ΔEc is 0.18 eV, and XAlGaN is 3.61 eV. In the field effect transistor of Ns=6.2×1012 (cm−2), the composition ratio of the first undoped AlGaN layer is Al0.19Ga0.81N, the thickness dAlGaN is 20 nm, εAlGaN is 9.41, ΔEc is 0.25 eV, and XAlGaN is 3.44 eV. - According to
FIG. 2 , when conventionally used Ni (a work function of 5.1 eV) is used for the gate electrode, it is necessary to reduce Ns to 3.4×1012 (cm−2) to set VP at 0 V or higher. Ns required for a normally-off operation having VP of 0 V or higher can be increased up to 6.2×1012 (cm−2) by using, for example, ZnInSnO having a high work function (6.1 eV), thereby suppressing the specific on-state resistance increased by the normally-off operation. - As is evident from
FIG. 2 , by using the conductive oxide for the gate electrode, a sheet carrier concentration required for a normally-off operation can be considerably increased from conventional 3.4×1012 (cm−2) to 6.2×1012 (cm−2), thereby reducing the specific on-state resistance. - The recessed configuration of the present embodiment makes it possible to increase the thickness of the AlGaN layer on the recessed portion required for a normally-off operation, so that a leakage current caused by a tunnel effect can be further reduced and a higher positive voltage can be applied to the gate. Therefore, it is possible to achieve a field effect transistor of normally-off type that outputs a large current with a low on resistance.
- Referring to
FIG. 3 , the following will describe an example of the fabrication method of the field effect transistor shown inFIG. 1 . -
FIG. 3 is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 1 of the present invention. - In
FIG. 3 ,reference numeral 301 denotes a sapphire substrate,reference numeral 302 denotes an AlN buffer layer,reference numeral 303 denotes a first undoped GaN layer,reference numeral 304 denotes a first undoped AlGaN layer,reference numeral 305 denotes a SiO2 thin film,reference numeral 306 denotes a resist,reference numeral 307 denotes a Ti/Al source electrode,reference numeral 308 denotes a Ti/Al drain electrode, andreference numeral 309 denotes a ZnInSnO gate electrode. - In this configuration, the
AlN buffer layer 302 having a thickness of 0.5 μm, the firstundoped GaN layer 303 having a thickness of 3 μm, and the firstundoped AlGaN layer 304 having a thickness of 25 nm are formed in this order on a plane (0001) of thesapphire substrate 301 by metal organic chemical vapor deposition (MOCVD) (FIG. 3A ). The firstundoped AlGaN layer 304 is formed with a composition of Al0.25Ga0.75N. After the epitaxial growth ofFIG. 3A , the SiO2thin film 305 having a thickness of 400 nm is selectively formed on the first undoped AlGaN layer 304 (FIG. 3B ). The SiO2thin film 305 is formed over the firstundoped AlGaN layer 304 by, for example, chemical vapor deposition (CVD) using SiH4 and O2. In order to selectively remove the SiO2thin film 305, the formation areas of the drain electrode and the source electrode are selectively removed by a photolithography process using the resist 306 and wet etching using hydrofluoric acid. After the opening on the SiO2thin film 305 is formed, the Ti/Al source electrode 307 and the Ti/Al drain electrode 308 are formed so as to contain Ti of 50 nm and Al of 300 nm on the firstundoped AlGaN layer 304 on which the SiO2thin film 305 is opened (FIG. 3C ). The source electrode and the drain electrode are simultaneously formed by, for example, the photolithography process and a lift-off method using electron-beam evaporation. After the Ti/Al source electrode 307 and the Ti/Al drain electrode 308 are formed, an opening is formed on the SiO2thin film 305, the firstundoped AlGaN layer 304 exposed through the opening is etched and selectively reduced in thickness, and the recessed portion is formed on the first undoped AlGaN layer 304 (FIG. 3D ). The recessed structure is formed by selectively removing the SiO2thin film 305 by, for example, the photolithography process and wet etching using hydrofluoric acid, and the firstundoped AlGaN layer 304 is selectively reduced in thickness to 12 nm by inductive coupled plasma (ICP) etching using Cl2 gas. After the recessed structure is formed, theZnInSnO gate electrode 309 is formed in contact with the recessed portion of the first undoped AlGaN layer 304 (FIG. 3E ). In order to form theZnInSnO gate electrode 309, the resist is patterned using photolithography, a ZnInSnO film is formed with a thickness of 200 nm by, for example, electron-beam evaporation, and the gate electrode is formed by the lift-off method. According to the field effect transistor of the present embodiment, it is possible to perform a normally-off operation with a low on resistance and a large current between the source and the drain. -
FIG. 4 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according toEmbodiment 2 of the present invention. - In
FIG. 4 ,reference numeral 401 denotes an n-type Si substrate,reference numeral 402 denotes an AlN buffer layer,reference numeral 403 denotes a first undoped GaN layer,reference numeral 404 denotes a first undoped AlGaN layer,reference numeral 405 denotes a Ti/Al drain electrode,reference numeral 406 denotes a ZnInSnO gate electrode,reference numeral 407 denotes a Ti/Al source electrode,reference numeral 408 denotes a Au wire,reference numeral 409 denotes a via hole, andreference numeral 410 denotes an Al backside source electrode. -
FIG. 4 shows the configuration of the field effect transistor using theZnInSnO gate electrode 406 according toEmbodiment 2. In this configuration, theAlN buffer layer 402 having a thickness of 200 nm, the firstundoped GaN layer 403 having a thickness of 1 μm, and the firstundoped AlGaN layer 404 having a composition of Al0.25Ga0.75N are formed in this order on a plane (111) of the n-type Si substrate 401. The firstundoped AlGaN layer 404 includes a convex portion. The convex portion is 12 nm in thickness and the other portions are 10 nm in thickness. In this structure, the composition ratio of the first n-type AlGaN layer 404 is Al0.25Ga0.75N. The firstundoped AlGaN layer 404 may be an undoped AlGaN and n-type AlGaN layer with any composition ratio as long as excellent transistor characteristics are obtained. In this case, the thickness of the convex portion of the firstundoped AlGaN layer 404 is set so as to enable a normally-off operation. TheZnInSnO gate electrode 406 is formed on the convex portion of the firstundoped AlGaN layer 404 and the Ti/Al source electrode 407 and the Ti/Al drain electrode 405 are formed on portions other than the convex portion of the firstundoped AlGaN layer 404. The firstundoped AlGaN layer 404 includes the convex portion because when a ZnInSnO film is formed over the substrate, it is necessary to prevent Zn, In and Sn of ZnInSnO from being diffused into the firstundoped AlGaN layer 404 because those materials increase the contact resistance of the source and drain and a leakage current between the gate and drain and between the gate and source. In other words, portions where Zn, In and Sn are diffused are selectively removed to form the convex portion of the undoped AlGaN layer and the source and drain electrodes are formed on the recessed portions other than the convex portion, so that the contact resistance is prevented from increasing and a leakage current is reduced. Although ZnInSnO is used for the gate electrode in this configuration, a material such as La2−xSrxCuO4 and yttrium barium copper oxygen (YBCO) may be used for the gate electrode. In order to form wiring from the Ti/Al source electrode 407 to the backside of the substrate, a hole called the viahole 409 is formed so as to penetrate the firstundoped AlGaN layer 404, the firstundoped GaN layer 403, and theAlN buffer layer 402 and reach the n-type Si substrate 401. Further, theAu wire 408 is formed such that the Ti/Al source electrode 407 and the n-type Si substrate 401 are in contact with each other through the via hole, and the Albackside source electrode 410 is formed on the backside of the n-type Si substrate 401. This wiring can reduce a chip area because this structure does not need an area for the source pad electrode. - Referring to
FIG. 5 , the following will describe an example of the fabrication method of the field effect transistor shown inFIG. 4 . -
FIG. 5 is a sectional view showing the fabrication method of the field effect transistor according toEmbodiment 2 of the present invention. - In
FIG. 5 ,reference numeral 501 denotes an n-type Si substrate,reference numeral 502 denotes an AlN buffer layer,reference numeral 503 denotes a first undoped GaN layer,reference numeral 504 denotes a first undoped AlGaN layer,reference numeral 505 denotes a ZnInSnO thin film,reference numeral 506 denotes a ZnInSnO gate electrode,reference numeral 507 denotes a resist,reference numeral 508 denotes a Ti/Ai source electrode,reference numeral 509 denotes a Ti/Al drain electrode,reference numeral 510 denotes a via hole,reference numeral 511 denotes a Au wire, andreference numeral 512 denotes an Al backside source electrode. In this configuration, theAlN buffer layer 502 having a thickness of 200 nm, the firstundoped GaN layer 503 having a thickness of 1 μm, and the first n-type AlGaN layer 504 having a thickness of 12 nm are formed in this order on a plane (111) of the n-type Si substrate 501 by MOCVD (FIG. 5A ). In this epitaxial growth, the firstundoped AlGaN layer 504 is formed with a composition of Al0.25Ga0.75N. After the epitaxial growth ofFIG. 5A , the ZnInSnOthin film 505 having a thickness of 100 nm is formed by RF sputtering (FIG. 5B ). In this case, the ZnInSnOthin film 505 is formed by RF sputtering but may be formed by laser ablation. After the ZnInSnOthin film 505 is formed, the ZnInSnOthin film 505 is selectively removed with the resist 507 serving as a mask. In addition, using the resist 507, the convex structure of the firstundoped AlGaN layer 504 is formed. In order to selectively remove the ZnInSnOthin film 505, the ZnInSnOthin film 505 is selectively removed using a photolithography process with the resist 507 and ICP etching of mixed gas of CF4 gas and O2 gas. In addition, the first undoped AlGaN layer having a thickness of 2 nm is selectively removed by ICP etching using Cl2 gas, so that the firstundoped AlGaN layer 504 is convexly formed (FIG. 5C ). After the etching of the firstundoped AlGaN layer 504, the Ti/Al source electrode 508 and the Ti/Al drain electrode 509 are formed so as to contain Ti of 50 nm and Al of 300 nm on portions other than the convex portion of the first undoped AlGaN layer 504 (FIG. 5D ). The source electrode and the drain electrode are simultaneously formed by, for example, the photolithography process and a lift-off method using electron-beam evaporation. After the Ti/Al source electrode 508 and the Ti/Al drain electrode 509 are formed, in order to form wiring from the Ti/Al source electrode 508 to the backside of the substrate, a hole called the viahole 510 is formed so as to penetrate the firstundoped AlGaN layer 504 and the firstundoped GaN layer 503 and reach the n-type Si substrate 501 (FIG. 5E ). The viahole 510 is formed by, for example, selectively removing the firstundoped AlGaN layer 504 and the firstundoped GaN layer 503 using the photolithography process and ICP etching of Cl2 gas. After the viahole 510 is formed, the Albackside source electrode 512 is formed on the backside of the n-type Si substrate 501, and theAu wire 511 is formed in contact with the Ti/Al source electrode 508 and the n-type Si substrate 501 via the via hole 510 (FIG. 5F ). The Albackside source electrode 512 is formed by electron-beam evaporation. TheAu wire 511 is formed by the photolithography process and the lift-off method using electroplating. According to the field effect transistor of the present embodiment, a gate electrode material having a high work function makes it possible to achieve the field effect transistor of normally-off type having a low specific on-state resistance, thereby reducing the contact resistance of the source and drain and the leakage current of the gate. - As described above, as in Embodiment 1, a conductive oxide such as ZnInSnO having a high work function is used for the gate electrode, thereby achieving a normally-off operation while reducing an increase in the specific on-state resistance without reducing a sheet carrier concentration. Further, portions where Zn, In and Sn are diffused in the undoped AlGaN layer are selectively removed to form a convex portion of the undoped AlGaN layer and the gate electrode is formed on the convex portion, and the source and drain electrodes are formed on the recessed portions, so that the contact resistance of the source and drain electrodes is not increased and a leakage current is reduced.
-
FIG. 6 is a sectional view showing a field effect transistor using a conductive oxide for a gate electrode according to Embodiment 3 of the present invention. - In
FIG. 6 ,reference numeral 601 denotes a GaN substrate,reference numeral 602 denotes a first undoped GaN layer,reference numeral 603 denotes a first undoped AlGaN layer,reference numeral 604 denotes a Ti/Al drain electrode,reference numeral 605 denotes an AlGaNOx oxide layer,reference numeral 606 denotes a ZnInSnO gate electrode, andreference numeral 607 denotes a Ti/Al source electrode. -
FIG. 6 shows the structure of the field effect transistor using ZnInSnO for the gate electrode according to Embodiment 3. In this structure, the firstundoped GaN layer 602 having a thickness of 5 μm and the first undoped AlGaN layer having a thickness of 12 nm and are formed in this order on a plane (0001) of theGaN substrate 601. In this epitaxial layer, the composition ratio of the firstundoped AlGaN layer 603 is Al0.25Ga0.75N. The firstundoped AlGaN layer 603 may be an undoped AlGaN layer and an n-type AlGaN layer with any composition ratio as long as excellent transistor characteristics are obtained. In this case, the thickness of the firstundoped AlGaN layer 603 is set so as to enable a normally-off operation. TheZnInSnO gate electrode 606 and the AlGaNOx oxide layer 605 are formed on the firstundoped AlGaN layer 603. When the ZnInSnO is formed over the firstundoped AlGaN layer 603, Zn, In and Sn of ZnInSnO are diffused into the firstundoped AlGaN layer 603. The diffused Zn, In and Sn of ZnInSnO increase the contact resistance of the source and the drain and a leakage current between the gate and drain and between the gate and source. Thus in order to make electrically ineffective the AlGaN layer where Zn, In and Sn are diffused, the AlGaNOx oxide layer 605 is formed to increase resistance. In this structure, although ZnInSnO is used for the gate electrode, a material such as La2−xSrxCuO4 and yttrium barium copper oxygen (YBCO) may be used for the gate electrode. After the AlGaNOx layer is selectively removed, the firstundoped AlGaN layer 603 is exposed, and the Ti/Al source electrode 607 and the Ti/Al drain electrode 604 are formed on the exposed surface. - Referring to
FIG. 7 , the following will describe an example of the fabrication method of the field effect transistor shown inFIG. 6 . -
FIG. 7 is a process sectional view showing the fabrication method of the field effect transistor according to Embodiment 3 of the present invention. - In
FIG. 7 ,reference numeral 701 denotes a GaN substrate,reference numeral 702 denotes a first undoped GaN layer,reference numeral 703 denotes a first undoped AlGaN layer,reference numeral 704 denotes a ZnInSnO gate electrode,reference numeral 705 denotes an AlGaNOx oxide layer,reference numeral 706 denotes a Ti/Al source electrode, andreference numeral 707 denotes a Ti/Al drain electrode. - First, the first
undoped GaN layer 702 having a thickness of 5 μm and the first n-type AlGaN layer 703 having a thickness of 12 nm are formed in this order on a plane (0001) of theGaN substrate 701 by MOCVD (FIG. 7A ). In this epitaxial growth, the firstundoped AlGaN layer 703 is formed with a composition of Al0.25Ga0.75N. After the epitaxial growth ofFIG. 7A , theZnInSnO gate electrode 704 is formed (FIG. 7B ). TheZnInSnO gate electrode 704 is formed as follows: a ZnInSnO thin film is entirely formed by, for example, RF sputtering. In order to form the gate electrode, the ZnInSnO thin film is selectively removed by a photolithography process and ICP etching using mixed gas of CF4 gas and O2 gas. In this case, the ZnInSnO thin film is formed by RF sputtering but may be formed by laser ablation. After theZnInSnO gate electrode 704 is formed, the AlGaNOx oxide layer 705 is formed (FIG. 7C ). In order to form the AlGaNOx oxide layer 705, heat of about 1000° C. is applied to the first undoped AlGaN layer having a thickness of 2 nm in an atmosphere of O2. Using this oxidation process, the AlGaNOx oxide layer 705 is formed. After the AlGaNOx oxide layer 705 is formed, the AlGaNOx oxide layer 705 is selectively removed on the formation areas of the source electrode and the drain electrode to expose the first undoped AlGaN layer (FIG. 7D ). The firstundoped AlGaN layer 703 is selectively exposed by removing the AlGaNOx oxide layer 705 using a photolithography process and ICP etching using Cl2 gas. After the firstundoped AlGaN layer 703 is exposed, the Ti/Al source electrode 706 and the Ti/Al drain electrode 707 are formed on the exposed firstundoped AlGaN layer 703 in this order so as to contain Ti of 50 nm and Al of 300 nm (FIG. 7E ) The source electrode and the drain electrode are simultaneously formed by, for example, a lift-off method using electron-beam evaporation. According to the field effect transistor of the present embodiment, a normally-off field effect transistor having a low specific on-state resistance can be realized with a gate electrode material having a high work function. In addition, this embodiment can reduce the contact resistance and the leakage current. - As described above, as in Embodiment 1, a conductive oxide such as ZnInSnO having a high work function is used for the gate electrode, there by achieving a normally-on operation while suppressing an increase of the specific on-state resistance without reducing a sheet carrier concentration. Further, the oxidation makes nonconductive the surface of the first undoped AlGaN layer diffusing Zn, In and Sn of ZnInSnO, resulting in reducing the contact resistance of the source and drain electrodes and the leakage current.
- The substrates used in the embodiments shown in
FIGS. 1, 4 and 6 may have any plane direction. For example, a plane direction with an off-angle relative to a representative plane such as a plane (0001) may be used. The substrate may be made of one of GaN, SiC, ZnO, Si, GaAs, GaP, InP, LiGaO2, LiAlO2, and a mixed crystal thereof. The buffer layer is not limited to the AlN layer, and thus the buffer layer may be a nitride semiconductor layer of GaN or with any composition ratio as long as a preferable GaN crystal is formed on the buffer layer. The epitaxial growth layer of the field effect transistor described above may include a nitride semiconductor with any composition ratio or any multilayer structure as long as desired transistor characteristics are obtained. The crystal growth method is not limited to MOCVD and thus a layer formed by, for example, one of molecular beam epitaxy (MBE) and hydride vapor phase epitaxy (HVPE) may be included. The epitaxial growth layer may contain, as constituent elements, one of a V group element such as As and P and a III group element such as B. - Further, in the present embodiment, a device with an MIS structure may be used as shown in the sectional view of
FIG. 9 .FIG. 9 shows the structure of an MIS transistor using the conductive oxide of the present invention for the gate electrode. In this MIS structure, for example, anAlGaN layer 902 is formed on aGaN substrate 901, an insulatingfilm 903 made of, for example, SiO2 and SiN and AlN is formed on theAlGaN layer 902, and a Ti/Al source electrode 904 and a Ti/Al drain electrode 905 are formed on theAlGaN layer 902 on which the insulatingfilm 903 is partly removed. - Further, a
gate electrode 906 made of ZnInSnO is formed between the Ti/Al source electrode 904 and the Ti/Al drain electrode 905 and on the insulatingfilm 903. - According to the MIS structure, it is possible to achieve a normally-off operation while reducing an increase in on resistance in a similar manner to the foregoing field effect transistors.
- Moreover, by using SiO2 for the insulating
film 903 in the MIS structure, a carrier on a surface of theAlGaN layer 902 can be made ineffective, thereby reducing an increase in leakage current between the gate and drain. Instead of the insulatingfilm 903 made of SiO2, an oxide film obtained by thermal oxidation on the surface of theAlGaN layer 902 may be used.
Claims (19)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/805,135 US8004011B2 (en) | 2005-11-25 | 2010-07-14 | Field effect transistor |
US13/067,692 US20110248337A1 (en) | 2005-11-25 | 2011-06-21 | Field effect transistor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005-339544 | 2005-11-25 | ||
JP2005339544A JP2007149794A (en) | 2005-11-25 | 2005-11-25 | Field effect transistor |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/805,135 Division US8004011B2 (en) | 2005-11-25 | 2010-07-14 | Field effect transistor |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070131968A1 true US20070131968A1 (en) | 2007-06-14 |
Family
ID=38138402
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/603,224 Abandoned US20070131968A1 (en) | 2005-11-25 | 2006-11-22 | Field effect transistor |
US12/805,135 Active US8004011B2 (en) | 2005-11-25 | 2010-07-14 | Field effect transistor |
US13/067,692 Abandoned US20110248337A1 (en) | 2005-11-25 | 2011-06-21 | Field effect transistor |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/805,135 Active US8004011B2 (en) | 2005-11-25 | 2010-07-14 | Field effect transistor |
US13/067,692 Abandoned US20110248337A1 (en) | 2005-11-25 | 2011-06-21 | Field effect transistor |
Country Status (2)
Country | Link |
---|---|
US (3) | US20070131968A1 (en) |
JP (1) | JP2007149794A (en) |
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090072269A1 (en) * | 2007-09-17 | 2009-03-19 | Chang Soo Suh | Gallium nitride diodes and integrated components |
US20100019277A1 (en) * | 2007-02-16 | 2010-01-28 | Sumitomo Chemical Company, Limited | Epitaxial substrate for field effect transistor |
US20100289067A1 (en) * | 2009-05-14 | 2010-11-18 | Transphorm Inc. | High Voltage III-Nitride Semiconductor Devices |
US20110049526A1 (en) * | 2009-08-28 | 2011-03-03 | Transphorm Inc. | Semiconductor Devices with Field Plates |
US20110140172A1 (en) * | 2009-12-10 | 2011-06-16 | Transphorm Inc. | Reverse side engineered iii-nitride devices |
US20110204381A1 (en) * | 2009-07-30 | 2011-08-25 | Sumitomo Electric Industries, Ltd. | Semiconductor device and method for manufacturing same |
US20130003441A1 (en) * | 2011-06-29 | 2013-01-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and a method for driving the same |
US8519438B2 (en) | 2008-04-23 | 2013-08-27 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US8643062B2 (en) | 2011-02-02 | 2014-02-04 | Transphorm Inc. | III-N device structures and methods |
US8742460B2 (en) | 2010-12-15 | 2014-06-03 | Transphorm Inc. | Transistors with isolation regions |
US8772842B2 (en) | 2011-03-04 | 2014-07-08 | Transphorm, Inc. | Semiconductor diodes with low reverse bias currents |
US20140306331A1 (en) * | 2013-04-11 | 2014-10-16 | Infineon Technologies Austria Ag | Chip and chip arrangement |
US20150031176A1 (en) * | 2013-02-26 | 2015-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device Containing HEMT and MISFET and Method of Forming the Same |
US20150162413A1 (en) * | 2013-12-09 | 2015-06-11 | Fujitsu Limited | Semiconductor device and method of manufacturing semiconductor device |
US9093366B2 (en) | 2012-04-09 | 2015-07-28 | Transphorm Inc. | N-polar III-nitride transistors |
US9171730B2 (en) | 2013-02-15 | 2015-10-27 | Transphorm Inc. | Electrodes for semiconductor devices and methods of forming the same |
US9171836B2 (en) | 2011-10-07 | 2015-10-27 | Transphorm Inc. | Method of forming electronic components with increased reliability |
US9184275B2 (en) | 2012-06-27 | 2015-11-10 | Transphorm Inc. | Semiconductor devices with integrated hole collectors |
US9245992B2 (en) | 2013-03-15 | 2016-01-26 | Transphorm Inc. | Carbon doping semiconductor devices |
US9318593B2 (en) | 2014-07-21 | 2016-04-19 | Transphorm Inc. | Forming enhancement mode III-nitride devices |
USRE45989E1 (en) | 2006-11-20 | 2016-04-26 | Panasonic Corporation | Semiconductor device and method for driving the same |
US20160240645A1 (en) * | 2015-02-12 | 2016-08-18 | Infineon Technologies Austria Ag | Semiconductor Device |
US9443938B2 (en) | 2013-07-19 | 2016-09-13 | Transphorm Inc. | III-nitride transistor including a p-type depleting layer |
US9536967B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Recessed ohmic contacts in a III-N device |
US9536966B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Gate structures for III-N devices |
US9590060B2 (en) | 2013-03-13 | 2017-03-07 | Transphorm Inc. | Enhancement-mode III-nitride devices |
CN107230630A (en) * | 2016-03-25 | 2017-10-03 | 北京大学 | The preparation method of gallium nitride field effect transistor |
US10224401B2 (en) | 2016-05-31 | 2019-03-05 | Transphorm Inc. | III-nitride devices including a graded depleting layer |
US11322599B2 (en) | 2016-01-15 | 2022-05-03 | Transphorm Technology, Inc. | Enhancement mode III-nitride devices having an Al1-xSixO gate insulator |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5202897B2 (en) * | 2007-07-25 | 2013-06-05 | 住友電工デバイス・イノベーション株式会社 | Field effect transistor and manufacturing method thereof |
JP5348364B2 (en) * | 2007-08-27 | 2013-11-20 | サンケン電気株式会社 | Heterojunction field effect semiconductor device |
JP5564815B2 (en) | 2009-03-31 | 2014-08-06 | サンケン電気株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP2011129607A (en) * | 2009-12-16 | 2011-06-30 | Furukawa Electric Co Ltd:The | Gan-based mos field-effect transistor |
KR102080745B1 (en) * | 2013-04-16 | 2020-04-14 | 엘지전자 주식회사 | Nitride semiconductor and method thereof |
KR101723780B1 (en) * | 2013-12-20 | 2017-04-05 | 엔지케이 인슐레이터 엘티디 | Substrate including gallium nitride layer and process for manufacturing same |
JP7185867B2 (en) * | 2018-05-18 | 2022-12-08 | 旭化成株式会社 | laser diode |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4945393A (en) * | 1988-06-21 | 1990-07-31 | At&T Bell Laboratories | Floating gate memory circuit and apparatus |
US5362678A (en) * | 1990-06-05 | 1994-11-08 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing insulated via hole structure for semiconductor device |
US6605519B2 (en) * | 2001-05-02 | 2003-08-12 | Unaxis Usa, Inc. | Method for thin film lift-off processes using lateral extended etching masks and device |
US20030213975A1 (en) * | 2002-05-17 | 2003-11-20 | Matsushita Electric Industrial Co, Ltd. | Semiconductor device |
US20050001235A1 (en) * | 2003-05-15 | 2005-01-06 | Tomohiro Murata | Semiconductor device |
US20050140274A1 (en) * | 2003-12-30 | 2005-06-30 | Lee Jae Y. | Organic electro luminescence device and fabrication method thereof |
US20050151195A1 (en) * | 2003-11-19 | 2005-07-14 | Seiko Epson Corporation | Method of manufacturing a thin film transistor, thin film transistor, thin film transistor circuit, electronic device, and electronic apparatus |
US20050274977A1 (en) * | 2004-06-15 | 2005-12-15 | Kabushiki Kaisha Toshiba | Nitride semiconductor device |
US20060097261A1 (en) * | 2004-11-08 | 2006-05-11 | Lg.Philips Lcd Co., Ltd. | Liquid crystal display device and method of manufacturing the same |
US20060108602A1 (en) * | 2004-11-19 | 2006-05-25 | Masashi Tanimoto | Field effect transistor and method of manufacturing the same |
US7194173B2 (en) * | 2004-07-16 | 2007-03-20 | The Trustees Of Princeton University | Organic devices having a fiber structure |
US20070103055A1 (en) * | 2003-12-19 | 2007-05-10 | Idemitsu Losan Co., Ltd. | Organic electroluminescence device, conductive laminate and display |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2218668A (en) * | 1988-05-17 | 1989-11-22 | Courtaulds Films & Packaging L | Multilayer polymeric films |
JP2817995B2 (en) * | 1990-03-15 | 1998-10-30 | 富士通株式会社 | III-V compound semiconductor heterostructure substrate and III-V compound heterostructure semiconductor device |
JP2000150539A (en) * | 1998-11-11 | 2000-05-30 | Nec Corp | Manufacture of compound semiconductor device |
JP2002299610A (en) * | 2001-03-30 | 2002-10-11 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
JP2003114646A (en) * | 2001-08-03 | 2003-04-18 | Semiconductor Energy Lab Co Ltd | Display device and its driving method |
WO2003019598A1 (en) | 2001-08-27 | 2003-03-06 | Northwestern University | High work function transparent conducting oxides as anodes for organic light-emitting diodes |
JP2003320071A (en) | 2002-05-01 | 2003-11-11 | Uizu:Kk | Board game |
JP4209136B2 (en) * | 2002-05-30 | 2009-01-14 | パナソニック株式会社 | Semiconductor device and manufacturing method thereof |
JP2004273486A (en) * | 2003-03-05 | 2004-09-30 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
JP4102724B2 (en) * | 2003-07-31 | 2008-06-18 | シャープ株式会社 | MESFET and manufacturing method thereof |
US7382001B2 (en) * | 2004-01-23 | 2008-06-03 | International Rectifier Corporation | Enhancement mode III-nitride FET |
US7465997B2 (en) * | 2004-02-12 | 2008-12-16 | International Rectifier Corporation | III-nitride bidirectional switch |
US20050218414A1 (en) * | 2004-03-30 | 2005-10-06 | Tetsuzo Ueda | 4H-polytype gallium nitride-based semiconductor device on a 4H-polytype substrate |
US7238560B2 (en) * | 2004-07-23 | 2007-07-03 | Cree, Inc. | Methods of fabricating nitride-based transistors with a cap layer and a recessed gate |
JP4284254B2 (en) * | 2004-09-07 | 2009-06-24 | 富士通株式会社 | Field effect semiconductor device |
US7566917B2 (en) * | 2004-09-28 | 2009-07-28 | Sharp Kabushiki Kaisha | Electronic device and heterojunction FET |
-
2005
- 2005-11-25 JP JP2005339544A patent/JP2007149794A/en active Pending
-
2006
- 2006-11-22 US US11/603,224 patent/US20070131968A1/en not_active Abandoned
-
2010
- 2010-07-14 US US12/805,135 patent/US8004011B2/en active Active
-
2011
- 2011-06-21 US US13/067,692 patent/US20110248337A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4945393A (en) * | 1988-06-21 | 1990-07-31 | At&T Bell Laboratories | Floating gate memory circuit and apparatus |
US5362678A (en) * | 1990-06-05 | 1994-11-08 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing insulated via hole structure for semiconductor device |
US6605519B2 (en) * | 2001-05-02 | 2003-08-12 | Unaxis Usa, Inc. | Method for thin film lift-off processes using lateral extended etching masks and device |
US20030213975A1 (en) * | 2002-05-17 | 2003-11-20 | Matsushita Electric Industrial Co, Ltd. | Semiconductor device |
US20050001235A1 (en) * | 2003-05-15 | 2005-01-06 | Tomohiro Murata | Semiconductor device |
US20050151195A1 (en) * | 2003-11-19 | 2005-07-14 | Seiko Epson Corporation | Method of manufacturing a thin film transistor, thin film transistor, thin film transistor circuit, electronic device, and electronic apparatus |
US20070103055A1 (en) * | 2003-12-19 | 2007-05-10 | Idemitsu Losan Co., Ltd. | Organic electroluminescence device, conductive laminate and display |
US20050140274A1 (en) * | 2003-12-30 | 2005-06-30 | Lee Jae Y. | Organic electro luminescence device and fabrication method thereof |
US20050274977A1 (en) * | 2004-06-15 | 2005-12-15 | Kabushiki Kaisha Toshiba | Nitride semiconductor device |
US7194173B2 (en) * | 2004-07-16 | 2007-03-20 | The Trustees Of Princeton University | Organic devices having a fiber structure |
US20060097261A1 (en) * | 2004-11-08 | 2006-05-11 | Lg.Philips Lcd Co., Ltd. | Liquid crystal display device and method of manufacturing the same |
US20060108602A1 (en) * | 2004-11-19 | 2006-05-25 | Masashi Tanimoto | Field effect transistor and method of manufacturing the same |
Cited By (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE45989E1 (en) | 2006-11-20 | 2016-04-26 | Panasonic Corporation | Semiconductor device and method for driving the same |
US20100019277A1 (en) * | 2007-02-16 | 2010-01-28 | Sumitomo Chemical Company, Limited | Epitaxial substrate for field effect transistor |
US10340375B2 (en) * | 2007-02-16 | 2019-07-02 | Sumitomo Chemical Company, Limited | Epitaxial substrate for field effect transistor |
US20090072269A1 (en) * | 2007-09-17 | 2009-03-19 | Chang Soo Suh | Gallium nitride diodes and integrated components |
US8519438B2 (en) | 2008-04-23 | 2013-08-27 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US9941399B2 (en) | 2008-04-23 | 2018-04-10 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US9437708B2 (en) | 2008-04-23 | 2016-09-06 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US9196716B2 (en) | 2008-04-23 | 2015-11-24 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US8841702B2 (en) | 2008-04-23 | 2014-09-23 | Transphorm Inc. | Enhancement mode III-N HEMTs |
US20100289067A1 (en) * | 2009-05-14 | 2010-11-18 | Transphorm Inc. | High Voltage III-Nitride Semiconductor Devices |
US9293561B2 (en) | 2009-05-14 | 2016-03-22 | Transphorm Inc. | High voltage III-nitride semiconductor devices |
US8742459B2 (en) | 2009-05-14 | 2014-06-03 | Transphorm Inc. | High voltage III-nitride semiconductor devices |
US8525184B2 (en) | 2009-07-30 | 2013-09-03 | Sumitomo Electric Industries, Ltd. | Semiconductor device and method for manufacturing same |
US8227810B2 (en) | 2009-07-30 | 2012-07-24 | Sumitomo Electric Industries, Ltd. | Semiconductor device and method for manufacturing same |
US20110204381A1 (en) * | 2009-07-30 | 2011-08-25 | Sumitomo Electric Industries, Ltd. | Semiconductor device and method for manufacturing same |
CN102203936A (en) * | 2009-07-30 | 2011-09-28 | 住友电气工业株式会社 | Semiconductor device and method for manufacturing same |
US20110049526A1 (en) * | 2009-08-28 | 2011-03-03 | Transphorm Inc. | Semiconductor Devices with Field Plates |
US9111961B2 (en) | 2009-08-28 | 2015-08-18 | Transphorm Inc. | Semiconductor devices with field plates |
US9373699B2 (en) | 2009-08-28 | 2016-06-21 | Transphorm Inc. | Semiconductor devices with field plates |
US8390000B2 (en) | 2009-08-28 | 2013-03-05 | Transphorm Inc. | Semiconductor devices with field plates |
US9831315B2 (en) | 2009-08-28 | 2017-11-28 | Transphorm Inc. | Semiconductor devices with field plates |
US8692294B2 (en) | 2009-08-28 | 2014-04-08 | Transphorm Inc. | Semiconductor devices with field plates |
CN102714219A (en) * | 2009-12-10 | 2012-10-03 | 特兰斯夫公司 | Reverse side engineered III-nitride devices |
US20110140172A1 (en) * | 2009-12-10 | 2011-06-16 | Transphorm Inc. | Reverse side engineered iii-nitride devices |
US10199217B2 (en) | 2009-12-10 | 2019-02-05 | Transphorm Inc. | Methods of forming reverse side engineered III-nitride devices |
US9496137B2 (en) | 2009-12-10 | 2016-11-15 | Transphorm Inc. | Methods of forming reverse side engineered III-nitride devices |
US8389977B2 (en) * | 2009-12-10 | 2013-03-05 | Transphorm Inc. | Reverse side engineered III-nitride devices |
US8742460B2 (en) | 2010-12-15 | 2014-06-03 | Transphorm Inc. | Transistors with isolation regions |
US9147760B2 (en) | 2010-12-15 | 2015-09-29 | Transphorm Inc. | Transistors with isolation regions |
US9437707B2 (en) | 2010-12-15 | 2016-09-06 | Transphorm Inc. | Transistors with isolation regions |
US9224671B2 (en) | 2011-02-02 | 2015-12-29 | Transphorm Inc. | III-N device structures and methods |
US8895421B2 (en) | 2011-02-02 | 2014-11-25 | Transphorm Inc. | III-N device structures and methods |
US8643062B2 (en) | 2011-02-02 | 2014-02-04 | Transphorm Inc. | III-N device structures and methods |
US8895423B2 (en) | 2011-03-04 | 2014-11-25 | Transphorm Inc. | Method for making semiconductor diodes with low reverse bias currents |
US8772842B2 (en) | 2011-03-04 | 2014-07-08 | Transphorm, Inc. | Semiconductor diodes with low reverse bias currents |
US20130003441A1 (en) * | 2011-06-29 | 2013-01-03 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and a method for driving the same |
US9001564B2 (en) * | 2011-06-29 | 2015-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and a method for driving the same |
US9171836B2 (en) | 2011-10-07 | 2015-10-27 | Transphorm Inc. | Method of forming electronic components with increased reliability |
US9490324B2 (en) | 2012-04-09 | 2016-11-08 | Transphorm Inc. | N-polar III-nitride transistors |
US9093366B2 (en) | 2012-04-09 | 2015-07-28 | Transphorm Inc. | N-polar III-nitride transistors |
US9184275B2 (en) | 2012-06-27 | 2015-11-10 | Transphorm Inc. | Semiconductor devices with integrated hole collectors |
US9634100B2 (en) | 2012-06-27 | 2017-04-25 | Transphorm Inc. | Semiconductor devices with integrated hole collectors |
US9171730B2 (en) | 2013-02-15 | 2015-10-27 | Transphorm Inc. | Electrodes for semiconductor devices and methods of forming the same |
US9520491B2 (en) | 2013-02-15 | 2016-12-13 | Transphorm Inc. | Electrodes for semiconductor devices and methods of forming the same |
US9418901B2 (en) * | 2013-02-26 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device containing HEMT and MISFET and method of forming the same |
US10325910B2 (en) | 2013-02-26 | 2019-06-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device containing HEMT and MISFET and method of forming the same |
US9911734B2 (en) | 2013-02-26 | 2018-03-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device containing HEMT and MISFET and method of forming the same |
US20150031176A1 (en) * | 2013-02-26 | 2015-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Device Containing HEMT and MISFET and Method of Forming the Same |
US10043898B2 (en) | 2013-03-13 | 2018-08-07 | Transphorm Inc. | Enhancement-mode III-nitride devices |
US9590060B2 (en) | 2013-03-13 | 2017-03-07 | Transphorm Inc. | Enhancement-mode III-nitride devices |
US10535763B2 (en) | 2013-03-13 | 2020-01-14 | Transphorm Inc. | Enhancement-mode III-nitride devices |
US9245993B2 (en) | 2013-03-15 | 2016-01-26 | Transphorm Inc. | Carbon doping semiconductor devices |
US9245992B2 (en) | 2013-03-15 | 2016-01-26 | Transphorm Inc. | Carbon doping semiconductor devices |
US9865719B2 (en) | 2013-03-15 | 2018-01-09 | Transphorm Inc. | Carbon doping semiconductor devices |
US20140306331A1 (en) * | 2013-04-11 | 2014-10-16 | Infineon Technologies Austria Ag | Chip and chip arrangement |
US9443938B2 (en) | 2013-07-19 | 2016-09-13 | Transphorm Inc. | III-nitride transistor including a p-type depleting layer |
US9842922B2 (en) | 2013-07-19 | 2017-12-12 | Transphorm Inc. | III-nitride transistor including a p-type depleting layer |
US10043896B2 (en) | 2013-07-19 | 2018-08-07 | Transphorm Inc. | III-Nitride transistor including a III-N depleting layer |
US9461135B2 (en) * | 2013-12-09 | 2016-10-04 | Fujitsu Limited | Nitride semiconductor device with multi-layer structure electrode having different work functions |
US9966445B2 (en) | 2013-12-09 | 2018-05-08 | Fujitsu Limited | Semiconductor device and method of manufacturing semiconductor device |
US20150162413A1 (en) * | 2013-12-09 | 2015-06-11 | Fujitsu Limited | Semiconductor device and method of manufacturing semiconductor device |
US9318593B2 (en) | 2014-07-21 | 2016-04-19 | Transphorm Inc. | Forming enhancement mode III-nitride devices |
US9935190B2 (en) | 2014-07-21 | 2018-04-03 | Transphorm Inc. | Forming enhancement mode III-nitride devices |
US9536966B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Gate structures for III-N devices |
US9536967B2 (en) | 2014-12-16 | 2017-01-03 | Transphorm Inc. | Recessed ohmic contacts in a III-N device |
US10600710B2 (en) | 2015-02-12 | 2020-03-24 | Infineon Technologies Austria Ag | Semiconductor device |
US20160240645A1 (en) * | 2015-02-12 | 2016-08-18 | Infineon Technologies Austria Ag | Semiconductor Device |
US10177061B2 (en) * | 2015-02-12 | 2019-01-08 | Infineon Technologies Austria Ag | Semiconductor device |
US11322599B2 (en) | 2016-01-15 | 2022-05-03 | Transphorm Technology, Inc. | Enhancement mode III-nitride devices having an Al1-xSixO gate insulator |
CN107230630A (en) * | 2016-03-25 | 2017-10-03 | 北京大学 | The preparation method of gallium nitride field effect transistor |
US10629681B2 (en) | 2016-05-31 | 2020-04-21 | Transphorm Technology, Inc. | III-nitride devices including a graded depleting layer |
US11121216B2 (en) | 2016-05-31 | 2021-09-14 | Transphorm Technology, Inc. | III-nitride devices including a graded depleting layer |
US10224401B2 (en) | 2016-05-31 | 2019-03-05 | Transphorm Inc. | III-nitride devices including a graded depleting layer |
Also Published As
Publication number | Publication date |
---|---|
US8004011B2 (en) | 2011-08-23 |
US20100283060A1 (en) | 2010-11-11 |
JP2007149794A (en) | 2007-06-14 |
US20110248337A1 (en) | 2011-10-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8004011B2 (en) | Field effect transistor | |
US9837518B2 (en) | Semiconductor device | |
EP3413353B1 (en) | Normally-off hemt transistor with selective generation of 2deg channel, and manufacturing method thereof | |
US7884395B2 (en) | Semiconductor apparatus | |
US7038253B2 (en) | GaN-based field effect transistor of a normally-off type | |
EP1705714B1 (en) | Field effect transistor and method of manufacturing the same | |
KR100573720B1 (en) | Power semiconductor device | |
JP5595685B2 (en) | Semiconductor device | |
JP5281748B2 (en) | Passivation of group III nitride devices and method thereof | |
US8716756B2 (en) | Semiconductor device | |
US20110133206A1 (en) | Compound semiconductor device | |
US20050110042A1 (en) | Power semiconductor device | |
US11462635B2 (en) | Nitride semiconductor device and method of manufacturing the same | |
JP2007220895A (en) | Nitride semiconductor device and its manufacturing method | |
WO2011010418A1 (en) | Nitride semiconductor device and method for manufacturing same | |
JP2008091392A (en) | Nitride semiconductor device, and its manufacturing method | |
KR20060071415A (en) | Wide bandgap transistor devices with field plates | |
JP2007329350A (en) | Semiconductor device | |
US20220209001A1 (en) | Nitride semiconductor device and method for manufacturing same | |
US20230420517A1 (en) | Nitride semiconductor device and manufacturing method therefor | |
US9680001B2 (en) | Nitride semiconductor device | |
CN103715243A (en) | Compound semiconductor device and manufacturing method thereof | |
US20190237551A1 (en) | Nitride semiconductor device | |
JP2006114795A (en) | Semiconductor device | |
US20230317840A1 (en) | Hemt and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MORITA, TATSUO;UEDA, TETSUZO;REEL/FRAME:020661/0450 Effective date: 20061013 |
|
AS | Assignment |
Owner name: PANASONIC CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021897/0606 Effective date: 20081001 Owner name: PANASONIC CORPORATION,JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021897/0606 Effective date: 20081001 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |