US20070120725A1 - Pipelined analog to digital converter with capacitor mismatch compensation - Google Patents
Pipelined analog to digital converter with capacitor mismatch compensation Download PDFInfo
- Publication number
- US20070120725A1 US20070120725A1 US11/289,045 US28904505A US2007120725A1 US 20070120725 A1 US20070120725 A1 US 20070120725A1 US 28904505 A US28904505 A US 28904505A US 2007120725 A1 US2007120725 A1 US 2007120725A1
- Authority
- US
- United States
- Prior art keywords
- capacitor
- converter
- stage
- sub
- capacitors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0656—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
- H03M1/066—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
- H03M1/145—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit the steps being performed sequentially in series-connected stages
Definitions
- the present invention relates to a pipelined analog to digital converter, especially to a pipelined analog to digital converter with a capacitor augmented and randomly selected as a feedback capacitor to compensate capacitance mismatch.
- Analog-to-digital conversion processes to convert an analog signal, which is most commonly represented as a voltage, into a digital format.
- Serial, delta-sigma, parallel, and pipelined methods are well known analog-to-digital conversion architectures. Different architectures are suited to different needs.
- a serial analog-to-digital architecture offers a wide range of performance in analog-to-digital conversion, from low power and low resolution to quantizations with very high resolutions.
- a serial architecture typically quantizes analog data at the rate of one bit per cycle. Therefore, a digital sample having N bits of resolution will take N cycles to complete quantization.
- a delta-sigma analog-to-digital architecture is often used in audio signal processing.
- the architecture is designed to translate high-speed, low-resolution samples into higher-resolution, lower-speed outputs. This process is also referred to as oversampling because more samples of the analog data are quantized than actually outputted.
- a parallel analog-to-digital architecture provides the fastest quantization rate per analog signal.
- a parallel (or “flash”) architecture a digital value per cycle is produced for each analog data sample, without regard to N, the number of bits of resolution.
- a parallel architecture requires that all quantization levels be simultaneously compared to the analog signal. This results in the use of 2 N ⁇ 1 comparators and 2 N+1 resistors to achieve a digital value, with N bits of resolution, per cycle. For higher resolution, the circuit complexity of the flash analog-to-digital converter (“ADC”) will greatly increase.
- Two-step flash architectures arose to address the circuit complexity issue of flash ADCs, where the two-step flash ADCs first performs a coarse quantization, the held signal is then subtracted from an analog version of the coarse quantization, and the residue is then more finely quantized. This significantly reduces the number of comparators required in a standard flash ADC architecture, but additional clock cycles are required to process the signal due to the extra stage.
- Another enhancement arose, where interstage gain was used to tolerate larger comparator offset for second stage comparators, which ultimately led to the pipelined ADC architecture employing multiple stages. The sampled input at each stage of a pipelined ADC architecture is converted to a particular resolution of the stage, such as n bits per stage.
- Pipelined analog-to-digital architecture is a method of quantizing an analog signal in stages. Algorithms exist for obtaining either 1 or 1.5 bits of resolution per stage. In a 1.5-bit per stage converter, the digital output Di of each stage is either 1, 0, or ⁇ 1. In a 1-bit per stage converter, the digital output of each stage is either 1 or ⁇ 1 (or 1 or 0). For either algorithm, N stages are used for an N-bit digital value. One bit is resolved at each stage with the result and a residual analog signal sample passed along to the next stage for resolution of another bit.
- ADC circuits such as a 1.5-bit ADC
- charge transfer occurs from one input capacitor to a second capacitor in the feedback loop of an amplifier via the virtual ground node of the amplifier.
- the input capacitor discharges to the feedback capacitor, giving rise to an output voltage that is proportional to the capacitor ratio (i.e., input capacitance/feedback capacitance).
- a gain of “2” may be created by providing an input capacitor having a capacitance value twice that of the feedback capacitor.
- the ADC 10 comprises a plurality of 1.5-bit sub converter stages 101 - 110 and a final flash stage 112 .
- the input analog voltage signal is resolved into a 1.5-bit digital code in a coarse analog-to-digital sub-converter (ADSC) within the first stage 101 .
- ADSC analog-to-digital sub-converter
- DEC digital error correction
- the code is also converted, via a digital-to-analog sub-converter (DASC) within the first stage 101 , back into a coarse analog signal with one of three predetermined analog values, such as ⁇ Vref, 0, +Vref.
- the result is subtracted from the sampled-and-held analog input signal Vin via a subtractor within the first stage 101 .
- the resulting analog “residue” is gained up by a factor of two using a multiplier to become the input voltage for the successive conversion, which is sent to the next stage 102 .
- the output sub-words from the 1.5-bit stages 101 - 110 are processed by the DEC circuit 120 for correcting the associated comparator and amplifier offset due to the coarse treatment in each 1.5-bit stage.
- the corrected result is then concatenated with the output of the final flash stage 112 to obtain a 12-bit digital counterpart of the input signal.
- FIG. 2A shows a circuit diagram to fulfill one 1.5-bit stage in a sampling phase
- the input analog voltage Vin is further fed to two comparators 152 and 154 to compare with two reference voltages, respectively.
- the comparison results of the two comparators 152 and 154 are sent to a digital output unit 150 for generating a digital output Di for this stage.
- the two reference voltages are, for example, +Vref/4 and ⁇ Vref/4 and used to quantize the input voltage into the digital output Di (1, 0, or ⁇ 1) of each stage, as shown in FIG. 3 .
- the input voltage Vin is established across the capacitors C 1 and C 2 .
- FIG. 2B shows a circuit diagram to fulfill one 1.5-bit stage in a hold (amplifying) phase.
- switches (not shown) are used to connect one node of the capacitor C 1 , which is originally connected to the input node, to the output node of the amplifier 140 .
- the switches further connect one node of the capacitor C 2 , which is originally connected to the input node, to Di ⁇ Vref, which is the product of the digital output Di and the reference voltage Vref. Therefore, residual voltage can be generated at output node of the amplifier 140 in the amplifying phase.
- U.S. Pat. No. 6,420,991 discloses a dynamic element matching for converting element mismatch into white noise for a pipelined ADC.
- all capacitors are connected in parallel between the input node and the inverting input of an amplifier, which is virtually grounded through the non-inverting input of the amplifier.
- the connection of the input connection capacitors are fixed once the digital codes from the sub-converter are determined.
- the feedback capacitor is usually predetermined to be C 11 for all times.
- the other capacitors C 21 -C 2 p are randomly connected to Vref, GND and ⁇ Vref with a pseudo-random code generated by a digital circuit.
- this patent does not disclose any way to randomly use capacitors and much improvement is desired.
- the present invention provides a pipelined analog to digital converter with minimal capacitor mismatch error and a method for the same.
- the present invention splits the capacitors into multiple numbers for at least one sub converter in a pipelined ADC. Moreover, parts of the split capacitors are randomly connected as feedback capacitors during a hold phase.
- the number of the capacitors in one sub-converter is doubled to increase the randomness of feedback capacitors during a hold phase.
- the feedback capacitors are selected according to a digital output of the sub converter, clock phase, stage number or a combination thereof.
- the capacitor splitting and the feedback capacitor selection can be applied to the MSB stage of the pipelined ADC to compensate significant capacitor mismatch error without excessive circuit complexity.
- FIG. 1 shows a schematic diagram of a conventional pipelined 1.5-bit ADC.
- FIG. 2A shows a circuit diagram of a conventional 1.5-bit sub-converter in a sampling phase.
- FIG. 2B shows a circuit diagram of a conventional 1.5-bit sub-converter in a hold phase.
- FIG. 3 shows the quantization of input voltage in a conventional 1.5-bit sub-converter.
- FIG. 4A shows a schematic diagram of a sub-converter in a 1.5-bit/stage pipelined ADC in a sampling phase according to a preferred embodiment of the present invention.
- FIG. 4B shows a schematic diagram of a sub-converter in a 1.5-bit/stage pipelined ADC in a hold phase according to a preferred embodiment of the present invention.
- FIG. 5 shows a schematic diagram of a sub-converter in a 1.5-bit/stage pipelined ADC with a switch unit according to a preferred embodiment of the present invention.
- FIG. 6 shows an exemplary connection selection operated by the switch unit according to a preferred embodiment of the present invention.
- the present invention proposes a capacitor splitting approach to augment the capacitors with multiple numbers to, for example, double the capacitor numbers to address the problem of capacitor mismatch.
- FIGS. 4A and 4B show schematic diagrams of a sub-converter in a 1.5-bit/stage pipelined ADC in a sampling phase and hold phase, respectively, according to a preferred embodiment of the present invention.
- the capacitor C 1 is used as a feedback (FB) capacitor in a hold phase
- the capacitor C 2 is used as an input connection capacitor in both the sampling and hold phases.
- at least one sub-converter stage in the pipelined ADC comprises capacitors with augmented numbers. The capacitors are augmented by splitting the capacitors into multiple numbers.
- the capacitors C 1 and C 2 are split to capacitors C 11 , C 12 , C 21 and C 22 , as shown in FIG. 4A .
- the split capacitors C 11 , C 12 , C 21 and C 22 are selected as FB capacitors randomly.
- the splitting of capacitors into more numbers increases the random degree for the selection of FB capacitors. Therefore, the capacitor mismatch can be advantageously compensated.
- the selection of the FB capacitors can be made by a switch unit based on information such as the clock phase, digital output of the sub converter stage and stage number. The selection criterion and the arrangement of the switch unit are discussed in detail below.
- FIG. 5 shows a schematic diagram of a sub-converter in a 1.5-bit/stage pipelined ADC according to a preferred embodiment of the present invention.
- a switch unit 30 is incorporated to select a part of the split capacitors C 11 , C 12 , C 21 and C 22 to be the FB capacitors in a hold phase. As shown in this figure, the switch unit 30 is indicated by a dashed box and placed between the split capacitors C 11 , C 12 , C 21 and C 22 and the associated nodes in the sub-converter.
- the associated nodes includes an input node (Vin), an output node (Vout), a ground node (Vcm), a positive reference voltage node (Vr) and a negative reference voltage node ( ⁇ Vr).
- the split capacitors C 11 , C 12 , C 21 and C 22 are connected in parallel between Vin node and an inverting input of the amplifier 240 by the switching of the switch unit 30 .
- the inverting input of the amplifier 240 is a virtual ground because the non-inverting input of the amplifier 240 is grounded.
- part of the split capacitors C 11 , C 12 , C 21 and C 22 functions as the FB capacitors by the switching of the switch unit 30 .
- the remaining capacitors function as input connection capacitors by the switching of the switch unit 30 .
- the selection criterion of the FB capacitor of the switch unit 30 can be made according to the digital output of the sub converter in each stage. For example, a 1-bit/stage sub-converter generates the digital output of 1 or 0. Two possible selections can be made according the digital output of the sub-converter. For a 2-bit/stage pipelined ADC, the sub-converter will generate the digital output of 00, 01, 10, or 11. Four possible selections can be made according the digital output of the sub-converter.
- the selection criterion of FB capacitor of the switch unit 30 can be made according to other information such as clock phase and stage number, or any combination thereof. This will be exemplified by the preferred embodiment shown in FIG. 6 .
- FIG. 6 shows an exemplary connection selection operated by the switch unit 30 based on the digital output 00, 01, and 10 of the sub-converter and the clock phases 1-4.
- the switch unit 30 controls the connection paths of the split capacitors C 11 , C 12 , C 21 and C 22 in a 1.5-bit/stage sub-converter.
- FB indicates feedback connection path
- Vref indicates the connection path to the positive reference voltage
- GND indicates the connection path to ground
- ⁇ Vref indicates the connection path to the negative reference voltage.
- the splitting of capacitors and the selection criterion of FB capacitors according to the present invention can randomize the FB connection path and minimize the capacitor mismatch error.
- the splitting of capacitors and the selection criterion of FB capacitors can be used for pipelined ADC of various kinds, such as 1-bit/stage ADC, 1.5-bit/stage ADC, 2-bit/stage ADC, etc.
- the splitting of capacitors and the selection criterion of FB capacitors can be applied to a selective stage of the pipelined ADC instead of all stages.
- the, approach of the present invention can be applied to the most significant bit (MSB) stage for a conventional pipelined ADC such as the first stage 101 shown in FIG. 1 .
- MSB most significant bit
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a pipelined analog to digital converter, especially to a pipelined analog to digital converter with a capacitor augmented and randomly selected as a feedback capacitor to compensate capacitance mismatch.
- 2. Related Art of the Invention
- Analog-to-digital conversion processes to convert an analog signal, which is most commonly represented as a voltage, into a digital format. Serial, delta-sigma, parallel, and pipelined methods are well known analog-to-digital conversion architectures. Different architectures are suited to different needs.
- A serial analog-to-digital architecture offers a wide range of performance in analog-to-digital conversion, from low power and low resolution to quantizations with very high resolutions. A serial architecture typically quantizes analog data at the rate of one bit per cycle. Therefore, a digital sample having N bits of resolution will take N cycles to complete quantization.
- A delta-sigma analog-to-digital architecture is often used in audio signal processing. The architecture is designed to translate high-speed, low-resolution samples into higher-resolution, lower-speed outputs. This process is also referred to as oversampling because more samples of the analog data are quantized than actually outputted.
- By contrast, a parallel analog-to-digital architecture provides the fastest quantization rate per analog signal. In a parallel (or “flash”) architecture, a digital value per cycle is produced for each analog data sample, without regard to N, the number of bits of resolution. A parallel architecture requires that all quantization levels be simultaneously compared to the analog signal. This results in the use of 2N−1 comparators and 2N+1 resistors to achieve a digital value, with N bits of resolution, per cycle. For higher resolution, the circuit complexity of the flash analog-to-digital converter (“ADC”) will greatly increase.
- Two-step flash architectures arose to address the circuit complexity issue of flash ADCs, where the two-step flash ADCs first performs a coarse quantization, the held signal is then subtracted from an analog version of the coarse quantization, and the residue is then more finely quantized. This significantly reduces the number of comparators required in a standard flash ADC architecture, but additional clock cycles are required to process the signal due to the extra stage. Another enhancement arose, where interstage gain was used to tolerate larger comparator offset for second stage comparators, which ultimately led to the pipelined ADC architecture employing multiple stages. The sampled input at each stage of a pipelined ADC architecture is converted to a particular resolution of the stage, such as n bits per stage.
- Pipelined analog-to-digital architecture, like serial analog-to-digital architecture, is a method of quantizing an analog signal in stages. Algorithms exist for obtaining either 1 or 1.5 bits of resolution per stage. In a 1.5-bit per stage converter, the digital output Di of each stage is either 1, 0, or −1. In a 1-bit per stage converter, the digital output of each stage is either 1 or −1 (or 1 or 0). For either algorithm, N stages are used for an N-bit digital value. One bit is resolved at each stage with the result and a residual analog signal sample passed along to the next stage for resolution of another bit.
- In a 1.5-bit per stage converter, the other ½ bit in each stage is redundant. Digital correction logic eliminates the redundancy to produce an N-bit result. Producing a single digital value for a single analog input requires N cycles, one for each stage. However, the pipelining permits a high degree of parallelism, so that one output per cycle can be produced after the pipeline fills up.
- In prior art ADC circuits such as a 1.5-bit ADC, charge transfer occurs from one input capacitor to a second capacitor in the feedback loop of an amplifier via the virtual ground node of the amplifier. In this manner, the input capacitor discharges to the feedback capacitor, giving rise to an output voltage that is proportional to the capacitor ratio (i.e., input capacitance/feedback capacitance). For example, a gain of “2” may be created by providing an input capacitor having a capacitance value twice that of the feedback capacitor.
-
FIG. 1 shows a schematic diagram of a conventional pipelined 1.5-bit ADC 10, where theADC 10 has, for example, a 12-bit output (N=12). TheADC 10 comprises a plurality of 1.5-bit sub converter stages 101-110 and afinal flash stage 112. The input analog voltage signal is resolved into a 1.5-bit digital code in a coarse analog-to-digital sub-converter (ADSC) within the first stage 101. With a 1.5-bit ADC, only three codes are possible, such as 00, 01, and 10. The resulting 1.5-bit code is outputted to a digital error correction (DEC)circuit 120. The code is also converted, via a digital-to-analog sub-converter (DASC) within the first stage 101, back into a coarse analog signal with one of three predetermined analog values, such as −Vref, 0, +Vref. The result is subtracted from the sampled-and-held analog input signal Vin via a subtractor within the first stage 101. The resulting analog “residue” is gained up by a factor of two using a multiplier to become the input voltage for the successive conversion, which is sent to the next stage 102. The output sub-words from the 1.5-bit stages 101-110 are processed by theDEC circuit 120 for correcting the associated comparator and amplifier offset due to the coarse treatment in each 1.5-bit stage. The corrected result is then concatenated with the output of thefinal flash stage 112 to obtain a 12-bit digital counterpart of the input signal. -
FIG. 2A shows a circuit diagram to fulfill one 1.5-bit stage in a sampling phase, the 1.5-bit stage such as the stage 101 shown inFIG. 1 comprises anamplifier 140, two capacitors C1 and C2 connected in parallel between aninput node 142 and an inverting input of theamplifier 140, a non-inverting input of theamplifier 140 is connected to ground. The input analog voltage Vin is further fed to twocomparators comparators digital output unit 150 for generating a digital output Di for this stage. The two reference voltages are, for example, +Vref/4 and −Vref/4 and used to quantize the input voltage into the digital output Di (1, 0, or −1) of each stage, as shown inFIG. 3 . During the sampling phase, the input voltage Vin is established across the capacitors C1 and C2. -
FIG. 2B shows a circuit diagram to fulfill one 1.5-bit stage in a hold (amplifying) phase. In this phase, switches (not shown) are used to connect one node of the capacitor C1, which is originally connected to the input node, to the output node of theamplifier 140. The switches further connect one node of the capacitor C2, which is originally connected to the input node, to Di·Vref, which is the product of the digital output Di and the reference voltage Vref. Therefore, residual voltage can be generated at output node of theamplifier 140 in the amplifying phase. - In the above-mentioned pipelined ADC, the mismatch of capacitor will cause significant error. Therefore, various approaches are proposed to compensate the capacitor mismatch or minimize the effect of capacitor mismatch.
- U.S. Pat. No. 6,420,991 discloses a dynamic element matching for converting element mismatch into white noise for a pipelined ADC. In a sample period, as shown in FIG. 5 of that patent, all capacitors are connected in parallel between the input node and the inverting input of an amplifier, which is virtually grounded through the non-inverting input of the amplifier. In a hold (amplifying) period, the connection of the input connection capacitors are fixed once the digital codes from the sub-converter are determined. In addition, the feedback capacitor is usually predetermined to be C11 for all times. The other capacitors C21-C2 p are randomly connected to Vref, GND and −Vref with a pseudo-random code generated by a digital circuit. However, this patent does not disclose any way to randomly use capacitors and much improvement is desired.
- The present invention provides a pipelined analog to digital converter with minimal capacitor mismatch error and a method for the same.
- Accordingly, the present invention splits the capacitors into multiple numbers for at least one sub converter in a pipelined ADC. Moreover, parts of the split capacitors are randomly connected as feedback capacitors during a hold phase.
- In one aspect of the present invention, the number of the capacitors in one sub-converter is doubled to increase the randomness of feedback capacitors during a hold phase.
- In another aspect of the present invention, the feedback capacitors are selected according to a digital output of the sub converter, clock phase, stage number or a combination thereof.
- In still another aspect of the present invention, the capacitor splitting and the feedback capacitor selection can be applied to the MSB stage of the pipelined ADC to compensate significant capacitor mismatch error without excessive circuit complexity.
-
FIG. 1 shows a schematic diagram of a conventional pipelined 1.5-bit ADC. -
FIG. 2A shows a circuit diagram of a conventional 1.5-bit sub-converter in a sampling phase. -
FIG. 2B shows a circuit diagram of a conventional 1.5-bit sub-converter in a hold phase. -
FIG. 3 shows the quantization of input voltage in a conventional 1.5-bit sub-converter. -
FIG. 4A shows a schematic diagram of a sub-converter in a 1.5-bit/stage pipelined ADC in a sampling phase according to a preferred embodiment of the present invention. -
FIG. 4B shows a schematic diagram of a sub-converter in a 1.5-bit/stage pipelined ADC in a hold phase according to a preferred embodiment of the present invention. -
FIG. 5 shows a schematic diagram of a sub-converter in a 1.5-bit/stage pipelined ADC with a switch unit according to a preferred embodiment of the present invention. -
FIG. 6 shows an exemplary connection selection operated by the switch unit according to a preferred embodiment of the present invention. - According to one aspect of the present invention, the present invention proposes a capacitor splitting approach to augment the capacitors with multiple numbers to, for example, double the capacitor numbers to address the problem of capacitor mismatch.
-
FIGS. 4A and 4B show schematic diagrams of a sub-converter in a 1.5-bit/stage pipelined ADC in a sampling phase and hold phase, respectively, according to a preferred embodiment of the present invention. With reference also toFIGS. 2A and 2B , in the sub-converter of the conventional 1.5-bit/stage pipelined ADC, there are two capacitors per stage. More particularly, the capacitor C1 is used as a feedback (FB) capacitor in a hold phase, and the capacitor C2 is used as an input connection capacitor in both the sampling and hold phases. According to a preferred embodiment of the present invention, at least one sub-converter stage in the pipelined ADC comprises capacitors with augmented numbers. The capacitors are augmented by splitting the capacitors into multiple numbers. - According to the capacitor splitting approach of the present invention, the capacitors C1 and C2 are split to capacitors C11, C12, C21 and C22, as shown in
FIG. 4A . Moreover, in successive hold phases, the split capacitors C11, C12, C21 and C22 are selected as FB capacitors randomly. The splitting of capacitors into more numbers increases the random degree for the selection of FB capacitors. Therefore, the capacitor mismatch can be advantageously compensated. The selection of the FB capacitors can be made by a switch unit based on information such as the clock phase, digital output of the sub converter stage and stage number. The selection criterion and the arrangement of the switch unit are discussed in detail below. -
FIG. 5 shows a schematic diagram of a sub-converter in a 1.5-bit/stage pipelined ADC according to a preferred embodiment of the present invention. Aswitch unit 30 is incorporated to select a part of the split capacitors C11, C12, C21 and C22 to be the FB capacitors in a hold phase. As shown in this figure, theswitch unit 30 is indicated by a dashed box and placed between the split capacitors C11, C12, C21 and C22 and the associated nodes in the sub-converter. The associated nodes includes an input node (Vin), an output node (Vout), a ground node (Vcm), a positive reference voltage node (Vr) and a negative reference voltage node (−Vr). In a sampling phase, the split capacitors C11, C12, C21 and C22 are connected in parallel between Vin node and an inverting input of theamplifier 240 by the switching of theswitch unit 30. The inverting input of theamplifier 240 is a virtual ground because the non-inverting input of theamplifier 240 is grounded. In a hold phase, part of the split capacitors C11, C12, C21 and C22 functions as the FB capacitors by the switching of theswitch unit 30. The remaining capacitors function as input connection capacitors by the switching of theswitch unit 30. - The selection criterion of the FB capacitor of the
switch unit 30 can be made according to the digital output of the sub converter in each stage. For example, a 1-bit/stage sub-converter generates the digital output of 1 or 0. Two possible selections can be made according the digital output of the sub-converter. For a 2-bit/stage pipelined ADC, the sub-converter will generate the digital output of 00, 01, 10, or 11. Four possible selections can be made according the digital output of the sub-converter. - The selection criterion of FB capacitor of the
switch unit 30 can be made according to other information such as clock phase and stage number, or any combination thereof. This will be exemplified by the preferred embodiment shown inFIG. 6 . -
FIG. 6 shows an exemplary connection selection operated by theswitch unit 30 based on thedigital output switch unit 30 controls the connection paths of the split capacitors C11, C12, C21 and C22 in a 1.5-bit/stage sub-converter. In this figure, FB indicates feedback connection path, Vref indicates the connection path to the positive reference voltage, GND indicates the connection path to ground and −Vref indicates the connection path to the negative reference voltage. As can be seen from this figure, the splitting of capacitors and the selection criterion of FB capacitors according to the present invention can randomize the FB connection path and minimize the capacitor mismatch error. - In the present invention, the splitting of capacitors and the selection criterion of FB capacitors can be used for pipelined ADC of various kinds, such as 1-bit/stage ADC, 1.5-bit/stage ADC, 2-bit/stage ADC, etc. Moreover, the splitting of capacitors and the selection criterion of FB capacitors can be applied to a selective stage of the pipelined ADC instead of all stages. For example, the, approach of the present invention can be applied to the most significant bit (MSB) stage for a conventional pipelined ADC such as the first stage 101 shown in
FIG. 1 . - Although several embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and within the purview of the appended claims without departing from the spirit and intended scope of the present invention.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/289,045 US7233276B1 (en) | 2005-11-29 | 2005-11-29 | Pipelined analog to digital converter with capacitor mismatch compensation |
TW095126115A TWI320266B (en) | 2005-11-29 | 2006-07-17 | Pipelined analog to digital converter with capacitor mismatch compensation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/289,045 US7233276B1 (en) | 2005-11-29 | 2005-11-29 | Pipelined analog to digital converter with capacitor mismatch compensation |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070120725A1 true US20070120725A1 (en) | 2007-05-31 |
US7233276B1 US7233276B1 (en) | 2007-06-19 |
Family
ID=38086895
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/289,045 Active US7233276B1 (en) | 2005-11-29 | 2005-11-29 | Pipelined analog to digital converter with capacitor mismatch compensation |
Country Status (2)
Country | Link |
---|---|
US (1) | US7233276B1 (en) |
TW (1) | TWI320266B (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100220000A1 (en) * | 2009-02-27 | 2010-09-02 | Analog Devices, Inc. | Method to reduce error in time interleaved analog-to-digital converters arising due to aperture delay mismatch |
EP2451082A1 (en) * | 2010-11-08 | 2012-05-09 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Method and device for configuring electric and/or electronic circuits |
CN102694549A (en) * | 2011-03-22 | 2012-09-26 | 承景科技股份有限公司 | Switched-capacitor amplification circuit and analog-to-digital converter applying the same |
CN102916701A (en) * | 2011-08-05 | 2013-02-06 | 联发科技(新加坡)私人有限公司 | Multiplying digital-to-analog converters and pipeline analog-to-digital converter using the same |
US20140062599A1 (en) * | 2012-09-06 | 2014-03-06 | Omnivision Technologies, Inc. | Selective gain control circuit |
US20150229320A1 (en) * | 2012-09-07 | 2015-08-13 | Asahi Kasei Microdevices Corporation | Sample hold circuit, a/d converter, calibration method of the sample hold circuit, and circuit |
US9532432B2 (en) | 2011-12-07 | 2016-12-27 | Magnachip Semiconductor, Ltd. | LED driver apparatus |
CN106571821A (en) * | 2015-10-13 | 2017-04-19 | 上海贝岭股份有限公司 | Assembly line ADC forestage calibrating method |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8217824B2 (en) | 2007-12-13 | 2012-07-10 | Arctic Silicon Devices, As | Analog-to-digital converter timing circuits |
US7535391B1 (en) * | 2008-01-07 | 2009-05-19 | Freescale Semiconductor, Inc. | Analog-to-digital converter having random capacitor assignment and method thereof |
CN101222230B (en) * | 2008-01-24 | 2010-04-21 | 上海萌芯电子科技有限公司 | Assembly line type D/A convertor capable of calibrating capacitance mismatch and finite gain error |
US7786910B2 (en) * | 2008-08-12 | 2010-08-31 | Analog Devices, Inc. | Correlation-based background calibration of pipelined converters with reduced power penalty |
US7746255B1 (en) * | 2009-02-10 | 2010-06-29 | Himax Media Solutions, Inc. | A/D converter, method for adjusting analog signal therein, and method for converting analog signal into digital signal |
CN101854174B (en) | 2010-05-18 | 2012-04-18 | 上海萌芯电子科技有限公司 | Streamline analog-digital converter and sub conversion stage circuit thereof |
TWI423595B (en) * | 2010-11-09 | 2014-01-11 | Himax Tech Ltd | Multiplying dac and a method thereof |
US8723707B2 (en) | 2011-11-14 | 2014-05-13 | Analog Devices, Inc. | Correlation-based background calibration for reducing inter-stage gain error and non-linearity in pipelined analog-to-digital converters |
TWI459723B (en) * | 2012-02-03 | 2014-11-01 | Nat Univ Chung Cheng | Zero-crossing-based analog/digital convertor with current mismatch correction |
TWI482438B (en) | 2012-09-26 | 2015-04-21 | Realtek Semiconductor Corp | Successive approximation analog to digital converter and method thereof |
CN106301377A (en) * | 2015-06-04 | 2017-01-04 | 智原微电子(苏州)有限公司 | Successive approximation is simulated to digital converter |
CN106301369B (en) * | 2016-07-26 | 2019-05-14 | 电子科技大学 | Position round-robin method that is a kind of while improving analog-digital converter SFDR and SNR |
CN106230439B (en) * | 2016-07-26 | 2019-08-13 | 电子科技大学 | A method of improving the pipeline-type gradually-appoximant analog-digital converter linearity |
CN106209106B (en) * | 2016-07-26 | 2019-08-13 | 电子科技大学 | A kind of position round-robin method improving hybrid resistor capacitor type analog-to-digital converter dynamic property |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4760376A (en) * | 1985-09-02 | 1988-07-26 | Fujitsu Limited | Electronic conversion circuit |
US5416485A (en) * | 1993-12-20 | 1995-05-16 | Lee; Hae-Seung | Analog-to-digital conversion circuit with improved differential linearity |
US6320530B1 (en) * | 1999-06-01 | 2001-11-20 | Denso Corporation | Recycling A/D converter |
US6420991B1 (en) * | 1999-09-08 | 2002-07-16 | Texas Instruments Incorporated | Dynamic element matching for converting element mismatch into white noise for a pipelined analog to digital converter |
US7030801B2 (en) * | 2004-03-15 | 2006-04-18 | Semiconductor Manufacturing International (Shanghai) Corporation | Device and method for low non-linearity analog-to-digital converter |
-
2005
- 2005-11-29 US US11/289,045 patent/US7233276B1/en active Active
-
2006
- 2006-07-17 TW TW095126115A patent/TWI320266B/en active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4760376A (en) * | 1985-09-02 | 1988-07-26 | Fujitsu Limited | Electronic conversion circuit |
US5416485A (en) * | 1993-12-20 | 1995-05-16 | Lee; Hae-Seung | Analog-to-digital conversion circuit with improved differential linearity |
US6320530B1 (en) * | 1999-06-01 | 2001-11-20 | Denso Corporation | Recycling A/D converter |
US6420991B1 (en) * | 1999-09-08 | 2002-07-16 | Texas Instruments Incorporated | Dynamic element matching for converting element mismatch into white noise for a pipelined analog to digital converter |
US7030801B2 (en) * | 2004-03-15 | 2006-04-18 | Semiconductor Manufacturing International (Shanghai) Corporation | Device and method for low non-linearity analog-to-digital converter |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7843373B2 (en) * | 2009-02-27 | 2010-11-30 | Analog Devices, Inc. | Method to reduce error in time interleaved analog-to-digital converters arising due to aperture delay mismatch |
US20100220000A1 (en) * | 2009-02-27 | 2010-09-02 | Analog Devices, Inc. | Method to reduce error in time interleaved analog-to-digital converters arising due to aperture delay mismatch |
US9130581B2 (en) | 2010-11-08 | 2015-09-08 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Configuration method and device for electrical and/or electronic circuits |
EP2451082A1 (en) * | 2010-11-08 | 2012-05-09 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Method and device for configuring electric and/or electronic circuits |
FR2967261A1 (en) * | 2010-11-08 | 2012-05-11 | Commissariat Energie Atomique | METHOD AND DEVICE FOR CONFIGURING ELECTRICAL AND / OR ELECTRONIC CIRCUITS |
CN102694549A (en) * | 2011-03-22 | 2012-09-26 | 承景科技股份有限公司 | Switched-capacitor amplification circuit and analog-to-digital converter applying the same |
CN102916701A (en) * | 2011-08-05 | 2013-02-06 | 联发科技(新加坡)私人有限公司 | Multiplying digital-to-analog converters and pipeline analog-to-digital converter using the same |
US9532432B2 (en) | 2011-12-07 | 2016-12-27 | Magnachip Semiconductor, Ltd. | LED driver apparatus |
US20140062599A1 (en) * | 2012-09-06 | 2014-03-06 | Omnivision Technologies, Inc. | Selective gain control circuit |
US8952795B2 (en) * | 2012-09-06 | 2015-02-10 | OmniVision Technologies | Selective gain control circuit |
CN103686008A (en) * | 2012-09-06 | 2014-03-26 | 全视科技有限公司 | Selective gain control circuit |
US20150229320A1 (en) * | 2012-09-07 | 2015-08-13 | Asahi Kasei Microdevices Corporation | Sample hold circuit, a/d converter, calibration method of the sample hold circuit, and circuit |
US9374104B2 (en) * | 2012-09-07 | 2016-06-21 | Asahi Kasei Microdevices Corporation | Sample hold circuit, A/D converter, calibration method of the sample hold circuit, and circuit |
CN106571821A (en) * | 2015-10-13 | 2017-04-19 | 上海贝岭股份有限公司 | Assembly line ADC forestage calibrating method |
Also Published As
Publication number | Publication date |
---|---|
TW200721694A (en) | 2007-06-01 |
US7233276B1 (en) | 2007-06-19 |
TWI320266B (en) | 2010-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7233276B1 (en) | Pipelined analog to digital converter with capacitor mismatch compensation | |
US6366230B1 (en) | Pipelined analog-to-digital converter | |
US7280064B2 (en) | Pipeline ADC with minimum overhead digital error correction | |
US6784814B1 (en) | Correction for pipelined analog to digital (A/D) converter | |
US6184809B1 (en) | User transparent self-calibration technique for pipelined ADC architecture | |
US6195032B1 (en) | Two-stage pipelined recycling analog-to-digital converter (ADC) | |
TWI629874B (en) | Quantizer | |
US7187318B1 (en) | Pipeline ADC using multiplying DAC and analog delay circuits | |
US6617992B2 (en) | Capacitor mismatch independent gain stage for differential pipeline analog to digital converters | |
US7187317B2 (en) | A/D conversion apparatus | |
US5668549A (en) | Radix 2 architecture and calibration technique for pipelined analog to digital converters | |
CN109586720B (en) | Analog-to-digital converter and working method thereof | |
US8570206B1 (en) | Multi-bit per cycle successive approximation register ADC | |
US6963300B1 (en) | Pipeline analog-to-digital converter | |
JP4897047B2 (en) | Analog-to-digital conversion using asynchronous current-mode cyclic comparison | |
JP4543209B2 (en) | Multistage converter using digital dither | |
US9059730B2 (en) | Pipelined successive approximation analog-to-digital converter | |
US7129866B2 (en) | Method and apparatus for operating a delta sigma ADC circuit | |
US10432214B2 (en) | Apparatus for applying different transfer functions to code segments of multi-bit output code that are sequentially determined and output by multi-bit quantizer and associated delta-sigma modulator | |
CN110350919B (en) | Pipelined analog-to-digital converter | |
JP2000036746A (en) | A/d converter | |
US7573417B2 (en) | Multi-bit per stage pipelined analog to digital converters | |
US6288663B1 (en) | Pipelined analog-to-digital converter with relaxed inter-stage amplifier requirements | |
US10763886B1 (en) | Dithering and calibration technique in multi-stage ADC | |
JP2007295378A (en) | Analog-digital conversion circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HIMAX TECHNOLOGIES, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUANG, CHIH-HAUR;REEL/FRAME:017267/0699 Effective date: 20050818 |
|
AS | Assignment |
Owner name: HIMAX TECHNOLOGIES LIMITED,TAIWAN Free format text: CHANGE OF NAME;ASSIGNOR:HIMAX TECHNOLOGIES, INC.;REEL/FRAME:019262/0796 Effective date: 20070320 Owner name: HIMAX TECHNOLOGIES LIMITED, TAIWAN Free format text: CHANGE OF NAME;ASSIGNOR:HIMAX TECHNOLOGIES, INC.;REEL/FRAME:019262/0796 Effective date: 20070320 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
SULP | Surcharge for late payment |
Year of fee payment: 7 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |