US20060145335A1 - Method for manufacturing semiconductor device having a pair of heat sinks - Google Patents

Method for manufacturing semiconductor device having a pair of heat sinks Download PDF

Info

Publication number
US20060145335A1
US20060145335A1 US11/365,674 US36567406A US2006145335A1 US 20060145335 A1 US20060145335 A1 US 20060145335A1 US 36567406 A US36567406 A US 36567406A US 2006145335 A1 US2006145335 A1 US 2006145335A1
Authority
US
United States
Prior art keywords
resin mold
heat sinks
heat
heater element
heat radiation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/365,674
Inventor
Takanori Teshima
Shusaku Nakazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp filed Critical Denso Corp
Priority to US11/365,674 priority Critical patent/US20060145335A1/en
Publication of US20060145335A1 publication Critical patent/US20060145335A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01042—Molybdenum [Mo]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01043—Technetium [Tc]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape

Definitions

  • the present invention relates to a semiconductor device having a pair of heat sinks and a method for manufacturing the same.
  • a semiconductor device includes a heater element and a pair of heat sinks disposed on both sides of the heater element.
  • the heater element and the heat sinks are sealed with resin, i.e., they are molded with a resin mold. A heat radiation surface of each heat sink is exposed from the resin mold.
  • the heat sinks are composed of the first heat sink and the second heat sink.
  • the first heat sink is disposed on one side of the heater element, and thermally connects to the heater element.
  • the second heat sink is disposed on the other side of the heater element, and thermally connects to the heater element. This construction is defined as a both sides heat sink construction.
  • the semiconductor device having the both sides heat sink construction is disclosed in Japanese Patent Application Publications No. 2001-267469 and No. 2002-110893 (which corresponds to U.S. Pat. No. 6,693,350).
  • the device is manufactured by a transfer mold method as follows. A pair of heat sinks is mounted on both sides of the heater element, and the heater element with the heat sinks is mounted in a mold, i.e., a die. Then, resin is molded into the die so that the device is formed.
  • the heat sinks have heat radiation surfaces, which are exposed from the resin mold.
  • an assembling error of the heat sinks or a slant of the surface of the heat sinks may prevent the heat radiation surface from exposing outside sufficiently.
  • the heat sink disposed on the upper side of the heater element is tilted from the surface of the device so that the heat radiation surface is not sufficiently exposed from the resin mold.
  • the heat radiation surface may be covered with the resin mold.
  • the heat sink includes a deformable portion, which is disposed outer periphery of the device.
  • a deformable portion is deformed so that the heat radiation surface is attached to the mold.
  • no clearance is formed between the heat radiation surface and the mold so that the resin mold is prevented from inserting into the clearance. Accordingly, the heat radiation surface is sufficiently exposed from the resin mold.
  • the pressure is concentrated into the deformable portion of the heat sink so that all of the surfaces of the heat sink are not pressurized uniformly.
  • a portion of the heat sink in which the pressure is comparatively applied weakly, may be expanded or deformed by the pressure of the resin mold inserted into the die.
  • This deformation of the heat sink causes to decrease the degree of parallelism between the heat radiation surfaces of the heat sinks so that the clearance may be formed between the heat radiation surfaces and cooling equipment in a case where the device is attached to the cooling equipment.
  • cooling performance of the device is reduced.
  • the heat radiation of the device is improved so that cooling performance is improved.
  • a semiconductor device includes a heater element; a first heat sink disposed on one side of the heater element so that the first heat sink thermally connects to the heater element; a second heat sink disposed on the other side of the heater element so that the second heat sink thermally connects to the heater element; and a resin mold for molding the heater element and the first and second heat sinks.
  • the first heat sink includes a first heat radiation surface, which is disposed opposite to the heater element and exposed from the resin mold.
  • the second heat sink includes a second heat radiation surface, which is disposed opposite to the heater element and exposed from the resin mold.
  • the first and second heat radiation surfaces have a degree of parallelism therebetween equal to or smaller than 0.2 mm.
  • a thermal resistance in a heat radiation path of the heater element is reduced by controlling the degree of parallelism so that the heat radiation of the device is improved.
  • the cooling performance of the device is also improved.
  • a method for manufacturing a semiconductor device includes the steps of: sandwiching both sides of a heater element by first and second heat sinks so that the heat sinks and the heater element are thermally connected; molding the heater element together with the first and second heat sinks with a resin mold in such a manner that at least one of the first and second heat sinks is embedded in the resin mold; and removing a part of the embedded one of the first and second heat sinks together with the resin mold so that the embedded one of the first and second heat sinks is exposed from the resin mold.
  • the above method provides the semiconductor device.
  • both of the first and second heat radiation surfaces are exposed from the resin mold so that the heat radiation of the device is improved.
  • the cooling performance of the device is also improved.
  • the part of the embedded one of the first and second heat sinks together with the resin mold is removed in the step of removing by a cutting method or a grinding method. More preferably, the part of the embedded one of the first and second heat sinks together with the resin mold is removed so that a first heat radiation surface of the first heat sink and a second heat radiation surface of the second heat sink have a degree of parallelism between the first and second heat radiation surfaces equal to or smaller than 0.2 mm. The first and second heat radiation surfaces are exposed from the resin mold. In this case, a thermal resistance in a heat radiation path of the heater element is reduced by controlling the degree of parallelism so that the heat radiation of the device is improved. Thus, the cooling performance of the device is also improved.
  • a method for manufacturing a semiconductor device includes the steps of: sandwiching both sides of a heater element by first and second heat sinks so that the heat sinks and the heater element are thermally connected; molding the heater element together with the first and second heat sinks with a resin mold in such a manner that at least one of the first and second heat sinks is embedded in the resin mold; removing a part of the resin mold disposed on the embedded one of the first and second heat sinks so that the embedded one of the first and second heat sinks is exposed from the resin mold; and refreshing a surface of the exposed one of the first and second heat sinks.
  • the above method provides the semiconductor device.
  • both of the first and second heat radiation surfaces are exposed from the resin mold so that the heat radiation of the device is improved.
  • the cooling performance of the device is also improved.
  • the step of refreshing is performed by cutting the surface of the exposed one of the first and second heat sinks.
  • the step of refreshing is performed by grinding the surface of the exposed one of the first and second heat sinks.
  • the surface of the exposed one of the first and second heat sinks is refreshed in the step of refreshing so that a first heat radiation surface of the first heat sink and a second heat radiation surface of the second heat sink have a degree of parallelism between the first and second heat radiation surfaces equal to or smaller than 0.2 mm.
  • the first and second heat radiation surfaces are exposed from the resin mold. In this case, a thermal resistance in a heat radiation path of the heater element is reduced by controlling the degree of parallelism so that the heat radiation of the device is improved. Thus, the cooling performance of the device is also improved.
  • FIG. 1 is a cross sectional view showing a semiconductor device according to a first embodiment of the present invention
  • FIG. 2 is a cross sectional view explaining a method for manufacturing the device, according to the first embodiment
  • FIG. 3 is a cross sectional view showing semiconductor equipment including the device according to the first embodiment
  • FIG. 4 is a graph showing a relationship between a thermal resistance and a degree of parallelism in the device according to the first embodiment
  • FIG. 5 is a cross sectional view showing a semiconductor device according to a modification of the first embodiment
  • FIG. 6 is a cross sectional view explaining a method for manufacturing a semiconductor device according to a second embodiment of the present invention.
  • FIG. 7 is a cross sectional view showing semiconductor equipment according to a third embodiment of the present invention.
  • FIG. 8 is a cross sectional view showing semiconductor equipment according to a fourth embodiment of the present invention.
  • FIGS. 9A and 9B are schematic views explaining a method for cutting and grinding a resin mold, according to a fifth embodiment of the present invention.
  • FIG. 10 is a schematic view explaining a method for removing a resin mold by a laser beam, according to a sixth embodiment of the present invention.
  • FIG. 11 is a schematic view explaining a method for removing the resin mold by a water jet method, according to the sixth embodiment.
  • FIG. 12 is a schematic view explaining a method for removing the resin mold by a shot blast method, according to the sixth embodiment.
  • FIG. 13 is a schematic view explaining a method for removing the resin mold by a releasing agent, according to the sixth embodiment.
  • FIG. 14 is a cross sectional view showing a semiconductor device as a comparison, according to the first embodiment.
  • FIG. 14 shows a semiconductor device 500 having a heater element 10 and the first and second heat sinks 30 , 40 .
  • the first and second heat sinks 30 , 40 are thermally connected to the heater element 10 through a connecting member 50 and an electrode block 20 .
  • the heater element 10 is electrically connected to a lead terminal 60 through a bonding wire 70 .
  • the heater element 10 , the first and second heat sinks 30 , 40 , their connecting portions, the bonding wire 70 , and a part of the lead terminal 60 are sealed, i.e., molded with a resin mold 80 .
  • the first heat sink 30 has the first heat radiation surface 30 a
  • the second heat sink 40 has the second heat radiation surface 40 a .
  • the first and second heat radiation surfaces 30 a , 40 a are exposed from the resin mold 80 .
  • an assembling error of the heat sinks 30 , 40 or a slant of the heat radiation surfaces of the heat sinks 30 , 40 may prevent the heat radiation surfaces 30 a , 40 a from exposing outside sufficiently.
  • the first heat sink 30 disposed on the upper side of the heater element 10 is tilted from the surface of the device 500 so that the first heat radiation surface 30 a is not sufficiently exposed from the resin mold 80 .
  • a part of the first heat radiation surface 30 a is covered with the resin mold 80 .
  • the above problem is caused by a deviation of a distance between the heat radiation surfaces 30 a , 40 a of heat sinks 30 , 40 , a deviation of thicknesses of the heat sinks 30 , 40 , a deviation of a thickness of the heater element 10 , and/or an assembling error for assembling the heat sinks 30 , 40 . Because of these deviations, a clearance is formed between the heat radiation surfaces 30 a , 40 a of the heat sinks 30 , 40 and the die when the parts are molded with resin by using the die. The resin is inserted into the clearance so that the heat radiation surfaces 30 a , 40 a may be covered with the resin mold 80 .
  • the heat radiation surface 30 a , 40 a is tilted from the surface of the device 500 , another clearance is formed between the heat radiation surface 30 a , 40 a and cooling equipment (not shown) in a case where the device 500 is attached to the cooling equipment for improving cooling performance.
  • the device 500 is not cooled by the cooling equipment sufficiently.
  • the device 100 includes a heater element 10 such as a heat generation semiconductor chip.
  • the heater element 100 is, for example, a transistor such as an IGBT (integrated gate bipolar transistor) or a FWD (free wheel diode), which generates heat when the transistor works.
  • IGBT integrated gate bipolar transistor
  • FWD free wheel diode
  • the first heat sink 30 is disposed on one side of the heater element 10 through an electrode block 20 .
  • the second heat sink 40 is disposed on the other side of the heater element 10 .
  • a connecting member 50 is disposed between the heater element 10 and the electrode block 20 , between the electrode block 20 and the first heat sink 30 , and between the heater element 10 and the second heat sink 40 , respectively.
  • the electrode block 20 is made of excellent heat conductive material such as copper (i.e., Cu), aluminum (i.e., Al), tungsten (i.e., W), molybdenum (i.e., Mo) or the like.
  • the electrode block 20 is made of copper plate, which is a little smaller than the heater element 10 .
  • the first and second heat sinks 30 , 40 are made of excellent heat conductive material such as copper (i.e., Cu), aluminum (i.e., Al), tungsten (i.e., W), molybdenum (i.e., Mo) or the like.
  • the first and second heat sinks 30 , 40 are made of copper plate, which is a little bigger than the heater element 10 .
  • the connecting member 50 electrically and thermally connects between the heater element 10 and the electrode block 20 , between the electrode block 20 and the first heat sink 30 , and between the heater element 10 and the second heat sink 40 , respectively.
  • the connecting member 50 is made of, for example, a solder or a conductive adhesive.
  • the conductive adhesive is formed such that metallic filler is dispersed into resin.
  • the first heat sink 30 is thermally connected to the heater element 10 through the connecting member 50 and the electrode block 20 .
  • the second heat sink 40 is thermally connected to the heater element 10 through the connecting member 50 .
  • a lead terminal 60 is disposed on one side of the device 100 . Specifically, the lead terminal 60 is disposed near the heater element 10 .
  • the lead terminal 60 is made of conductive metallic material such as copper.
  • the heater element 10 and the lead terminal 60 are connected with a bonding wire 70 .
  • the bonding wire 70 is made of aluminum, gold or the like.
  • a signal terminal (not shown) of the heater element 10 is electrically connected to the lead terminal 60 through the bonding wire 70 .
  • the signal terminal is, for example, a gate terminal of the IGBT.
  • the heater element 10 , the electrode block 20 , the first heat sink 30 , the second heat sink 40 , the bonding wire 70 , a part of the lead terminal 60 , and a connecting portion between the bonding wire 70 and the lead terminal 60 are sealed, i.e., molded with a resin mold 80 .
  • the resin mold 80 is made of a conventional resin mold such as epoxy resin.
  • the conventional resin mold is used for a mold package of a semiconductor device.
  • the first and second heat sinks 30 , 40 include the upper and lower heat radiation surfaces (i.e., the first and second heat radiation surfaces) 30 a , 40 a , respectively.
  • the upper heat radiation surface 30 a of the first heat sink 30 is disposed on one surface of the first heat sink 30 , which is opposite to the heater element 10 .
  • the lower heat radiation surface 40 a of the second heat sink 40 is disposed on one surface of the second heat sink 40 , which is opposite to the heater element 10 .
  • the upper and lower heat radiation surfaces 30 a , 40 a of the first and second heat sinks 30 , 40 are exposed from the resin mold 80 .
  • the degree of parallelism between the first heat radiation surface 30 a of the first heat sink 30 and the second heat radiation surface 40 a of the second heat sink 40 is equal to or lower than 0.2 mm.
  • the degree of parallelism is defined in JIS (i.e., Japanese Industrial Standard).
  • the parallelism is defined in No. B-0621, JIS hand book.
  • the degree of parallelism is equal to or smaller than 0.15 mm. More preferably, the degree of parallelism is equal to or smaller than 0.1 mm.
  • the semiconductor device 100 is manufactured as flows. Firstly, the heater element 10 is mounted and bonded on the second heat sink 40 through the connecting member 50 . Then, the electrode block 20 is bonded on the heater element 10 through the connecting member 50 . However, the electrode block 20 , the connecting member 50 , the heater element 10 , the connecting member 50 and the second heat sink 40 can be bonded at the same time.
  • the lead terminal 60 is mounted next to the heater element 10 .
  • the heater element 10 is bonded to the lead terminal 60 by the wire bonding method so that the bonding wire 70 is formed.
  • the signal terminal of the heater element 10 such as the gate terminal of the IGBT and the lead terminal 60 are electrically connected with the bonding wire 70 .
  • the first heat sink 30 is mounted on the electrode block 20 through the connecting member 50 .
  • the heater element 10 , the electrode block 20 , the first heat sink 30 , the second heat sink 40 , the bonding wire 70 and the lead terminal 60 are integrated so that the above integrated parts (i.e., works) are formed.
  • the integrated parts are mounted in the die, i.e., the mold so that the integrated parts are molded with resin by the transfer mold method.
  • the integrated parts are molded and covered with the resin mold 80 .
  • the first heat radiation surface 30 a of the first heat sink 30 and the second heat radiation surface 40 a of the second heat sink 40 is embedded in the resin mold 80 , as shown in FIG. 2 .
  • the first heat radiation surface 30 a of the first heat sink 30 disposed on the upper side of the heater element 10 is embedded in the resin mold 80 .
  • This construction is easily obtained by forming a clearance between the first heat radiation surface 30 a and the die (i.e., an upper portion of the die).
  • the second heat sink 40 which is disposed under the heater element 10 , is pressed and attached to the die (i.e., a lower portion of the die), so that the second heat radiation surface 40 a is exposed from the resin mold 80 .
  • the degree of parallelism between the first and second heat radiation surfaces 30 a , 40 a of the heat sinks 30 , 40 may be equal to or smaller than 0.2 mm. However, the degree of parallelism can be larger than 0.2 mm. In FIG. 2 , the degree of parallelism is larger than 0.2 mm, so that the first heat radiation surface 30 a of the first heat sink 30 is tilted from the second heat radiation surface 40 a of the second heat sink 40 .
  • the molded parts i.e., the integrated parts are retrieved from the die.
  • the first heat radiation surface 30 a of the first heat sink 30 which is embedded in the resin mold 80 , is polished, ground or cut together with the resin mold 80 from the outside of the resin mold 80 so that the first heat radiation surface 30 a is exposed from the resin mold 80 .
  • the first heat sink 30 with the resin mold 80 is ground by a grinder or cut by a cutter to a level K shown as a broken line in FIG. 2 from the upside of the resin mold 80 .
  • the first heat radiation surface 30 a is exposed from the resin mold 80 at the level K.
  • the exposed first heat radiation surface 30 a is formed by grinding or cutting a part of the first heat sink 30 with the resin mold 80 .
  • the exposed (i.e., ground or cut) first heat radiation surface 30 a becomes the new first heat radiation surface 30 a of the first heat sink 30 in the device 100 shown in FIG. 1 .
  • the degree of parallelism between the first and second heat radiation surfaces 30 a , 40 a becomes to be equal to or smaller than 0.2 mm.
  • the degree of parallelism is equal to or smaller than 0.15 mm. More preferably, the degree of parallelism is equal to or smaller than 0.1 mm.
  • the second heat radiation surface 40 a instead of the first heat radiation surface 30 a can be embedded in the resin mold 80 .
  • the second heat sink 40 with the resin mold 80 is ground or cut so that the second heat radiation surface 40 a is exposed from the resin mold 80 .
  • both of the first and second heat radiation surfaces 30 a , 40 a of the first and second heat sinks 30 , 40 can be embedded in the resin mold 80 .
  • both of the first and second heat sinks 30 , 40 with the resin mold 80 are ground or cut so that both of the first and second heat radiation surfaces 30 a , 40 a are exposed from the resin mold 80 .
  • FIG. 3 shows semiconductor equipment 200 including the semiconductor device 100 .
  • the equipment 200 further includes a pair of cooling blocks 110 as a cooling member disposed outside of the heat radiation surfaces 30 a , 40 a of the heat sinks 30 , 40 , respectively.
  • the cooling block 110 as cooling equipment cools the heat sink 30 , 40 from the heat radiation surface 30 a , 40 a.
  • the cooling block 110 is disposed on the heat radiation surface 30 a , 40 a through an insulation member 120 so that the cooling block 110 and the heat sink 30 , 40 are thermally connected.
  • the insulation member 120 has electrical insulating property and has a thermal conductivity.
  • the cooling block 110 includes a coolant path 110 a , in which coolant such as cooling water flows. The heat generated in the heater element 10 and conducted through the heat sinks 30 , 40 is cooled by the cooling water in the coolant path 110 a . Thus, the heat is exchanged between the cooling water and the heater element 10 so that the heater element is cooled.
  • the insulation member 120 is made of, for example, electrical insulation plate such as aluminum nitride (i.e., AlN). Further, heat conductive grease having electrical insulation can be applied between the insulation plate 120 and the cooling block 110 or between the insulation plate 120 and the heat sink 30 , 40 .
  • the reduction effect of the thermal resistance is tested as follows.
  • the equipment 200 is mounted on a base 900 so that load G is applied to the equipment 200 from the upper side of the equipment 200 , i.e., from the upper cooling block 110 .
  • the load G is, for example, 0 to 1500 kGf.
  • the heater element 10 generates heat by driving (i.e., working) the heater element 10 .
  • the heat of the heater element 10 is 65 W.
  • the insulation plate 120 is made of aluminum nitride, and has a plate shape.
  • the cooling water flowing through the coolant path 110 a has a flow rate of 6 liters per minute (i.e., L/min).
  • the temperature of the cooling water is 40° C.
  • each heat radiation surface 30 a , 40 a is 30 mm by 15 mm (i.e., 30 mm ⁇ 15 mm).
  • the degree of flatness of each surface 30 a , 40 a is about 50 ⁇ m.
  • the degree of flatness is defined in JIS (i.e., Japanese Industrial Standard). Specifically, the flatness is defined in No. B-0621, JIS hand book.
  • the degree of parallelism H shown in FIG. 3 between the surfaces 30 a , 40 a is determined by a reference surface as the second heat radiation surface 40 a of the second heat sink 40 .
  • the degree of parallelism H has unit of ⁇ m.
  • the thermal resistance is determined in a heat radiation path from the heater element 10 to the coolant path 110 a in the cooling block 110 through the heat sinks 230 , 40 and the insulation plate 120 .
  • the temperature of the heater element 10 is defined as TC
  • the temperature of the cooling water is defined as TW
  • the heating value (i.e., heating power) of the heater element 10 is defined as Q.
  • the thermal resistance is shown as (TC ⁇ TW)/Q, which has unit of K/W, i.e., Kelvin per watt.
  • FIG. 4 shows a result of the relationship.
  • X represents the relationship when the load G is 50 kgf
  • Y represents the relationship when the load G is 300 kgf
  • Z represents when the load G is 1000 kgf.
  • the degree of parallelism H is equal to or smaller than 0.2 mm (i.e., 200 ⁇ m)
  • the thermal resistance is almost constant and comparatively low.
  • the degree of parallelism H exceeds over 0.2 mm, the thermal resistance increases.
  • it is preferred that the degree of parallelism is equal to or smaller than 0.15 mm. More preferably, the degree of parallelism is equal to or smaller than 0.1 mm.
  • the thermal resistance generally becomes smaller. This is because the thickness of the equipment 200 becomes thinner when the load G becomes larger. Thus, the heat radiation path becomes shorter, and further, adhesion at an interface between parts in the heat radiation path becomes tightened so that the thermal resistance becomes smaller.
  • the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the equipment 200 , i.e., the device 100 is improved.
  • the cooling performance of the device 100 is improved.
  • the cooling block 110 disposed outside of the heat radiation surfaces 30 a , 40 a much improves the heat radiation of the heater element 10 .
  • the load G is applied to the heat sinks 30 , 40 and the heater element 10 through the upper and lower cooling blocks 110 .
  • the load G can be applied to the cooling blocks 110 by a spring or the like.
  • the degree of parallelism H can be controlled appropriately by cutting or grinding the heat radiation surfaces 30 a , 40 a .
  • a tilt angle of the heat radiation surfaces 30 a , 40 a can be controlled to a predetermined angle so that the degree of parallelism H is set to be a predetermined value.
  • the device 100 can include multiple heater elements 10 , as shown in FIG. 5 .
  • two heater elements 10 , 11 are disposed between the first and second heat sinks 30 , 40 .
  • one of the heater elements 10 , 11 is the IGBT, and the other heater element 10 , 11 is the FWD.
  • the integrated parts, which is composed of the heater element 10 , the electrode block 20 , the first heat sink 30 , and the second heat sink 40 are mounted in a die 910 , i.e., a mold so that the integrated parts are molded with resin.
  • the first heat radiation surface 30 a of the first heat sink 30 is embedded in the resin mold 80 .
  • the die 910 includes an upper die 911 and a lower die 912 .
  • the upper die 911 works as a holding member for holding the second heat sink 40 disposed under the heater elements 10 , 11 so that the second heat sink 40 is pressed and attached to the lower die 912 . Therefore, no resin penetrates on the second heat radiation surface 40 a of the second heat sink 40 so that the second heat radiation surface 40 a is exposed from the resin mold 80 sufficiently.
  • the first heat sink 30 with the resin mold 80 is cut or ground so that the first heat radiation surface 30 a is exposed from the resin mold 80 .
  • multiple heater elements 10 , 11 are sandwiched by the heat sinks 30 , 40 .
  • the resin mold for molding the heater elements is expanded so that the heat sinks are deformed.
  • This deformation, i.e., expansion of the heat sinks may deteriorate the degree of parallelism between the heat radiation surfaces of the heat sinks so that a clearance is formed between the cooling equipment and the heat radiation surfaces.
  • the expanded portion of the heat sink is cut or ground so that the degree of parallelism is improved.
  • the expanded portion of the heat sink can be cut or ground so that a flat surface of the heat sink is obtained.
  • FIG. 6 A method for manufacturing the device 100 according to a second embodiment of the present invention is shown in FIG. 6 .
  • the integrated parts are molded with the resin mold 80 in the resin molding process, i.e., the transfer molding process.
  • the resin mold 80 has the first upper surface 80 a and second upper surface 80 b .
  • the first upper surface 80 a covers the first heat radiation surface 30 a of the first heat sink 30 so that the first heat radiation surface 30 a is embedded in the resin mold 80 .
  • the second upper surface 80 b does not cover the first heat radiation surface 30 a .
  • the first upper surface 80 a of the resin mold 80 and the first heat radiation surface 30 a of the first heat sink 30 are protruded from the second upper surface 80 b of the resin mold 80 so that the first upper surface 80 a has a step from the second upper surface 80 b .
  • the resin molding process provides the resin mold 80 having the first and second upper surfaces 80 a , 80 b.
  • the first upper surface 80 a of the resin mold 80 works as a protruded upper surface 80 a
  • the second upper surface 80 b works as a base upper surface 80 b (i.e., a step upper surface).
  • the protruded portion i.e., the protruded upper surface 80 a with the first heat radiation surface 30 a is cut or ground to the level K.
  • the grinding or cutting process is ended before the grinder or the cutter reaches the step upper surface 80 b .
  • the protruded portion is removed so that the first heat radiation surface 30 a of the first heat sink 30 is exposed from the resin mold 80 . Accordingly, only the protruded portion is removed; and therefore, the grinding or cutting portion becomes smaller, and the grinding or cutting time, i.e., the process time is reduced.
  • the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the device 100 is improved. Accordingly, the cooling performance of the device 100 is improved.
  • the equipment 300 includes multiple semiconductor devices 100 , which are disposed vertically.
  • the cooling block 110 is disposed between the devices 100 so that multiple devices 100 and multiple cooling blocks 110 are laminated.
  • the cooling block 110 is disposed outside of the heat radiation surface 30 a , 40 a of the heat sink 30 , 40 through the insulation member 120 (not shown) so that the heat sink 30 , 40 and the cooling block 110 are thermally connected.
  • the load is applied to the equipment 300 in a lamination direction, i.e., a vertical direction so that the cooling performance of the equipment 300 is improved.
  • the load can be applied by a spring or the like disposed outside of the cooling block 110 .
  • the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the device 100 , i.e., the equipment 300 is improved.
  • the equipment 400 includes multiple semiconductor devices 100 , which are disposed horizontally. Thus, multiple devices 100 are sandwiched by a pair of cooling blocks 110 . The devices 100 are disposed on the same plane.
  • the cooling block 110 is disposed outside of the heat radiation surface 30 a , 40 a of the heat sink 30 , 40 through the insulation member 120 (not shown) so that the heat sink 30 , 40 and the cooling block 110 are thermally connected.
  • the upper and lower cooling blocks 100 sandwich multiple devices 100 .
  • the load is applied to the devices 100 through a pair of cooling blocks 110 by a spring or the like.
  • the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the device 100 , i.e., the equipment 400 is improved.
  • multiple devices 100 disposed in parallel are sandwiched by a pair of cooling blocks 110 .
  • the cooling block 110 does not sufficiently contact the heat radiation surfaces 30 a , 40 a .
  • the height, i.e., the thickness of each device 100 can be controlled by cutting or grinding the heat sink 30 , 40 with the resin mold 80 in the grinding or cutting process.
  • the height of one device 100 is easily equalized to the other device 100 . Accordingly, no clearance is formed between the devices 100 and the cooling block 110 so that the cooling performance of the device 100 is improved.
  • the heat sink 30 , 40 with the resin mold 80 is cut or ground by a cutter or a grinder so that the heat radiation surface 30 a , 40 a is exposed from the resin mold 80 .
  • a method for cutting or grinding according to a fifth embodiment is shown in FIGS. 9A and 9B .
  • the portion of the heat sink 30 with the resin mold 80 which has a predetermined thickness, is removed at one time by a cutter K 1 .
  • the portion of the heat sink 30 with the resin mold 80 is removed gradually by a grinder K 2 .
  • the portion is ground step by step, that is a few microns per one step.
  • the device 100 has a excellent cooling performance.
  • a method for manufacturing the device 100 according to a sixth embodiment is such that the heat radiation surface 30 a , 40 a is cut or ground after a part of the resin mold 80 , which covers the heat radiation surface 30 a , 40 a of the heat sink 30 , 40 , is removed.
  • the method is shown in FIG. 10 and described as follows. Firstly, in the resin molding process, at least one of the first heat radiation surface 30 a of the first heat sink 30 and the second heat radiation surface 40 a of the second heat sink 40 is embedded in the resin mold 80 .
  • the first heat radiation surface 30 a of the first heat sink 30 disposed on the upper side of the heater element 10 is embedded in the resin mold 80 .
  • the resin mold 80 is removed so that the heat radiation surface 30 a of the first heat sink 30 is exposed from the resin mold 80 .
  • the resin mold 80 is removed by a laser beam, water jet, or a shot blast.
  • the resin mold 80 is removed by a laser beam K 4 emitted from laser equipment K 3 .
  • the laser equipment K 3 is, for example, a CO 2 laser equipment (i.e., carbon dioxide gas laser equipment), or YAG laser equipment (i.e., yttrium aluminum garnet laser equipment).
  • the exposed first heat radiation surface 30 a of the heat sink 30 is ground by the grinder or cut by the cutter. In this case, since the heat radiation surface 30 a is cut or ground after the part of the resin mold 80 , which covers the heat radiation surface 30 a , is removed, the tilt angle of the heat radiation surface 30 a can be controlled appropriately.
  • the degree of parallelism between the heat radiation surfaces 30 a , 40 a is controlled to be a predetermined value.
  • the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the device 100 is improved.
  • the part of the resin mold 80 can be removed by a water jet, a shot blast, or a releasing agent.
  • the part of the resin mold 80 is removed by a water jet processing method.
  • the water jet K 6 is jetted from a nozzle K 5 so that the part of the resin mold 80 is removed.
  • the part of the resin mold 80 is removed by a shot blast (i.e., sandblast) processing method.
  • the sandblast K 8 is jetted from a nozzle K 7 so that the part of the resin mold 80 is removed.
  • the part of the resin mold 80 is removed by the releasing agent K 9 .
  • the releasing agent K 9 is a kind of oil, and used for a resin foaming method in general. Specifically, the releasing agent K 9 is applied to the heat radiation surface 30 a . Then, the resin molding process is performed so that the heat radiation surface 30 a is covered with the resin mold 80 through the releasing agent K 9 . Accordingly, the heat radiation surface 30 a is easily separated from the resin mold 80 because the releasing agent K 9 is disposed at the interface between the resin mold 80 and the heat radiation surface 30 a . Thus, the heat radiation surface 30 a is exposed from the resin mold 80 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

A semiconductor device includes a heater element; a first heat sink disposed on one side of the heater element; a second heat sink disposed on the other side of the heater element; and a resin mold for molding the heater element and the first and second heat sinks. The first heat sink includes a first heat radiation surface, which is disposed opposite to the heater element and exposed from the resin mold. The second heat sink includes a second heat radiation surface, which is disposed opposite to the heater element and exposed from the resin mold. The first and second heat radiation surfaces have a degree of parallelism therebetween equal to or smaller than 0.2 mm.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application is based on Japanese Patent Applications No. 2003-324585 filed on Sep. 17, 2003, and No. 2004-148933 filed on May 19, 2004, the disclosures of which are incorporated herein by reference.
    • FIELD OF THE INVENTION
  • The present invention relates to a semiconductor device having a pair of heat sinks and a method for manufacturing the same.
    • BACKGROUND OF THE INVENTION
  • A semiconductor device includes a heater element and a pair of heat sinks disposed on both sides of the heater element. The heater element and the heat sinks are sealed with resin, i.e., they are molded with a resin mold. A heat radiation surface of each heat sink is exposed from the resin mold.
  • The heat sinks are composed of the first heat sink and the second heat sink. The first heat sink is disposed on one side of the heater element, and thermally connects to the heater element. The second heat sink is disposed on the other side of the heater element, and thermally connects to the heater element. This construction is defined as a both sides heat sink construction.
  • The semiconductor device having the both sides heat sink construction is disclosed in Japanese Patent Application Publications No. 2001-267469 and No. 2002-110893 (which corresponds to U.S. Pat. No. 6,693,350). The device is manufactured by a transfer mold method as follows. A pair of heat sinks is mounted on both sides of the heater element, and the heater element with the heat sinks is mounted in a mold, i.e., a die. Then, resin is molded into the die so that the device is formed.
  • In the both sides heat sink construction, heat generated in the heater element is radiated from both sides of the heater element through the heat sinks, so that heat radiation characteristic of the device is improved. Here, the heat sinks have heat radiation surfaces, which are exposed from the resin mold. However, an assembling error of the heat sinks or a slant of the surface of the heat sinks may prevent the heat radiation surface from exposing outside sufficiently. For example, the heat sink disposed on the upper side of the heater element is tilted from the surface of the device so that the heat radiation surface is not sufficiently exposed from the resin mold. Specifically, the heat radiation surface may be covered with the resin mold.
  • In view of the problem, in prior, the heat sink includes a deformable portion, which is disposed outer periphery of the device. When the heater element and the heat sinks are molded with the resin mold by using a die, i.e., a mold, the deformable portion is deformed so that the heat radiation surface is attached to the mold. Thus, no clearance is formed between the heat radiation surface and the mold so that the resin mold is prevented from inserting into the clearance. Accordingly, the heat radiation surface is sufficiently exposed from the resin mold. However, when the heat sink is pressed and inserted into the mold, the pressure is concentrated into the deformable portion of the heat sink so that all of the surfaces of the heat sink are not pressurized uniformly. Therefore, a portion of the heat sink, in which the pressure is comparatively applied weakly, may be expanded or deformed by the pressure of the resin mold inserted into the die. This deformation of the heat sink causes to decrease the degree of parallelism between the heat radiation surfaces of the heat sinks so that the clearance may be formed between the heat radiation surfaces and cooling equipment in a case where the device is attached to the cooling equipment. Thus, cooling performance of the device is reduced.
    • SUMMARY OF THE INVENTION
  • In view of the above-described problem, it is an object of the present invention to provide a method for manufacturing a semiconductor device having a both sides heat sink construction. The heat radiation of the device is improved so that cooling performance is improved. Further, it is another object of the present invention to provide a semiconductor device having a both sides heat sink construction and having excellent cooling performance.
  • A semiconductor device includes a heater element; a first heat sink disposed on one side of the heater element so that the first heat sink thermally connects to the heater element; a second heat sink disposed on the other side of the heater element so that the second heat sink thermally connects to the heater element; and a resin mold for molding the heater element and the first and second heat sinks. The first heat sink includes a first heat radiation surface, which is disposed opposite to the heater element and exposed from the resin mold. The second heat sink includes a second heat radiation surface, which is disposed opposite to the heater element and exposed from the resin mold. The first and second heat radiation surfaces have a degree of parallelism therebetween equal to or smaller than 0.2 mm.
  • In the device, a thermal resistance in a heat radiation path of the heater element is reduced by controlling the degree of parallelism so that the heat radiation of the device is improved. Thus, the cooling performance of the device is also improved.
  • Further, a method for manufacturing a semiconductor device includes the steps of: sandwiching both sides of a heater element by first and second heat sinks so that the heat sinks and the heater element are thermally connected; molding the heater element together with the first and second heat sinks with a resin mold in such a manner that at least one of the first and second heat sinks is embedded in the resin mold; and removing a part of the embedded one of the first and second heat sinks together with the resin mold so that the embedded one of the first and second heat sinks is exposed from the resin mold.
  • The above method provides the semiconductor device. In the device, both of the first and second heat radiation surfaces are exposed from the resin mold so that the heat radiation of the device is improved. Thus, the cooling performance of the device is also improved.
  • Preferably, the part of the embedded one of the first and second heat sinks together with the resin mold is removed in the step of removing by a cutting method or a grinding method. More preferably, the part of the embedded one of the first and second heat sinks together with the resin mold is removed so that a first heat radiation surface of the first heat sink and a second heat radiation surface of the second heat sink have a degree of parallelism between the first and second heat radiation surfaces equal to or smaller than 0.2 mm. The first and second heat radiation surfaces are exposed from the resin mold. In this case, a thermal resistance in a heat radiation path of the heater element is reduced by controlling the degree of parallelism so that the heat radiation of the device is improved. Thus, the cooling performance of the device is also improved.
  • Furthermore, a method for manufacturing a semiconductor device includes the steps of: sandwiching both sides of a heater element by first and second heat sinks so that the heat sinks and the heater element are thermally connected; molding the heater element together with the first and second heat sinks with a resin mold in such a manner that at least one of the first and second heat sinks is embedded in the resin mold; removing a part of the resin mold disposed on the embedded one of the first and second heat sinks so that the embedded one of the first and second heat sinks is exposed from the resin mold; and refreshing a surface of the exposed one of the first and second heat sinks.
  • The above method provides the semiconductor device. In the device, both of the first and second heat radiation surfaces are exposed from the resin mold so that the heat radiation of the device is improved. Thus, the cooling performance of the device is also improved.
  • Preferably, the step of refreshing is performed by cutting the surface of the exposed one of the first and second heat sinks. Preferably, the step of refreshing is performed by grinding the surface of the exposed one of the first and second heat sinks. Preferably, the surface of the exposed one of the first and second heat sinks is refreshed in the step of refreshing so that a first heat radiation surface of the first heat sink and a second heat radiation surface of the second heat sink have a degree of parallelism between the first and second heat radiation surfaces equal to or smaller than 0.2 mm. The first and second heat radiation surfaces are exposed from the resin mold. In this case, a thermal resistance in a heat radiation path of the heater element is reduced by controlling the degree of parallelism so that the heat radiation of the device is improved. Thus, the cooling performance of the device is also improved.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description made with reference to the accompanying drawings. In the drawings:
  • FIG. 1 is a cross sectional view showing a semiconductor device according to a first embodiment of the present invention;
  • FIG. 2 is a cross sectional view explaining a method for manufacturing the device, according to the first embodiment;
  • FIG. 3 is a cross sectional view showing semiconductor equipment including the device according to the first embodiment;
  • FIG. 4 is a graph showing a relationship between a thermal resistance and a degree of parallelism in the device according to the first embodiment;
  • FIG. 5 is a cross sectional view showing a semiconductor device according to a modification of the first embodiment;
  • FIG. 6 is a cross sectional view explaining a method for manufacturing a semiconductor device according to a second embodiment of the present invention;
  • FIG. 7 is a cross sectional view showing semiconductor equipment according to a third embodiment of the present invention;
  • FIG. 8 is a cross sectional view showing semiconductor equipment according to a fourth embodiment of the present invention;
  • FIGS. 9A and 9B are schematic views explaining a method for cutting and grinding a resin mold, according to a fifth embodiment of the present invention;
  • FIG. 10 is a schematic view explaining a method for removing a resin mold by a laser beam, according to a sixth embodiment of the present invention;
  • FIG. 11 is a schematic view explaining a method for removing the resin mold by a water jet method, according to the sixth embodiment;
  • FIG. 12 is a schematic view explaining a method for removing the resin mold by a shot blast method, according to the sixth embodiment;
  • FIG. 13 is a schematic view explaining a method for removing the resin mold by a releasing agent, according to the sixth embodiment; and
  • FIG. 14 is a cross sectional view showing a semiconductor device as a comparison, according to the first embodiment.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS First Embodiment
  • The inventors have preliminarily studied about a semiconductor device having a both sides heat sink construction. FIG. 14 shows a semiconductor device 500 having a heater element 10 and the first and second heat sinks 30, 40. The first and second heat sinks 30, 40 are thermally connected to the heater element 10 through a connecting member 50 and an electrode block 20. The heater element 10 is electrically connected to a lead terminal 60 through a bonding wire 70. The heater element 10, the first and second heat sinks 30, 40, their connecting portions, the bonding wire 70, and a part of the lead terminal 60 are sealed, i.e., molded with a resin mold 80.
  • Here, the first heat sink 30 has the first heat radiation surface 30 a, and the second heat sink 40 has the second heat radiation surface 40 a. The first and second heat radiation surfaces 30 a, 40 a are exposed from the resin mold 80. However, an assembling error of the heat sinks 30, 40 or a slant of the heat radiation surfaces of the heat sinks 30, 40 may prevent the heat radiation surfaces 30 a, 40 a from exposing outside sufficiently. For example, in FIG. 14, the first heat sink 30 disposed on the upper side of the heater element 10 is tilted from the surface of the device 500 so that the first heat radiation surface 30 a is not sufficiently exposed from the resin mold 80. A part of the first heat radiation surface 30 a is covered with the resin mold 80.
  • The above problem is caused by a deviation of a distance between the heat radiation surfaces 30 a, 40 a of heat sinks 30, 40, a deviation of thicknesses of the heat sinks 30, 40, a deviation of a thickness of the heater element 10, and/or an assembling error for assembling the heat sinks 30, 40. Because of these deviations, a clearance is formed between the heat radiation surfaces 30 a, 40 a of the heat sinks 30, 40 and the die when the parts are molded with resin by using the die. The resin is inserted into the clearance so that the heat radiation surfaces 30 a, 40 a may be covered with the resin mold 80. Further, if the heat radiation surface 30 a, 40 a is tilted from the surface of the device 500, another clearance is formed between the heat radiation surface 30 a, 40 a and cooling equipment (not shown) in a case where the device 500 is attached to the cooling equipment for improving cooling performance. Thus, the device 500 is not cooled by the cooling equipment sufficiently.
  • In view of the above problem, a semiconductor device 100 according to a first embodiment of the present invention is shown in FIG. 1. The device 100 includes a heater element 10 such as a heat generation semiconductor chip. The heater element 100 is, for example, a transistor such as an IGBT (integrated gate bipolar transistor) or a FWD (free wheel diode), which generates heat when the transistor works.
  • The first heat sink 30 is disposed on one side of the heater element 10 through an electrode block 20. The second heat sink 40 is disposed on the other side of the heater element 10. A connecting member 50 is disposed between the heater element 10 and the electrode block 20, between the electrode block 20 and the first heat sink 30, and between the heater element 10 and the second heat sink 40, respectively. The electrode block 20 is made of excellent heat conductive material such as copper (i.e., Cu), aluminum (i.e., Al), tungsten (i.e., W), molybdenum (i.e., Mo) or the like. In this embodiment, the electrode block 20 is made of copper plate, which is a little smaller than the heater element 10.
  • The first and second heat sinks 30, 40 are made of excellent heat conductive material such as copper (i.e., Cu), aluminum (i.e., Al), tungsten (i.e., W), molybdenum (i.e., Mo) or the like. In this embodiment, the first and second heat sinks 30, 40 are made of copper plate, which is a little bigger than the heater element 10. The connecting member 50 electrically and thermally connects between the heater element 10 and the electrode block 20, between the electrode block 20 and the first heat sink 30, and between the heater element 10 and the second heat sink 40, respectively. The connecting member 50 is made of, for example, a solder or a conductive adhesive. Here, the conductive adhesive is formed such that metallic filler is dispersed into resin. Thus, the first heat sink 30 is thermally connected to the heater element 10 through the connecting member 50 and the electrode block 20. The second heat sink 40 is thermally connected to the heater element 10 through the connecting member 50.
  • A lead terminal 60 is disposed on one side of the device 100. Specifically, the lead terminal 60 is disposed near the heater element 10. The lead terminal 60 is made of conductive metallic material such as copper. The heater element 10 and the lead terminal 60 are connected with a bonding wire 70. The bonding wire 70 is made of aluminum, gold or the like. Thus, a signal terminal (not shown) of the heater element 10 is electrically connected to the lead terminal 60 through the bonding wire 70. The signal terminal is, for example, a gate terminal of the IGBT. The heater element 10, the electrode block 20, the first heat sink 30, the second heat sink 40, the bonding wire 70, a part of the lead terminal 60, and a connecting portion between the bonding wire 70 and the lead terminal 60 are sealed, i.e., molded with a resin mold 80. The resin mold 80 is made of a conventional resin mold such as epoxy resin. The conventional resin mold is used for a mold package of a semiconductor device. The first and second heat sinks 30, 40 include the upper and lower heat radiation surfaces (i.e., the first and second heat radiation surfaces) 30 a, 40 a, respectively. Specifically, the upper heat radiation surface 30 a of the first heat sink 30 is disposed on one surface of the first heat sink 30, which is opposite to the heater element 10. The lower heat radiation surface 40 a of the second heat sink 40 is disposed on one surface of the second heat sink 40, which is opposite to the heater element 10. The upper and lower heat radiation surfaces 30 a, 40 a of the first and second heat sinks 30, 40 are exposed from the resin mold 80. The degree of parallelism between the first heat radiation surface 30 a of the first heat sink 30 and the second heat radiation surface 40 a of the second heat sink 40 is equal to or lower than 0.2 mm. The degree of parallelism is defined in JIS (i.e., Japanese Industrial Standard). Specifically, the parallelism is defined in No. B-0621, JIS hand book. Preferably, the degree of parallelism is equal to or smaller than 0.15 mm. More preferably, the degree of parallelism is equal to or smaller than 0.1 mm.
  • The semiconductor device 100 is manufactured as flows. Firstly, the heater element 10 is mounted and bonded on the second heat sink 40 through the connecting member 50. Then, the electrode block 20 is bonded on the heater element 10 through the connecting member 50. However, the electrode block 20, the connecting member 50, the heater element 10, the connecting member 50 and the second heat sink 40 can be bonded at the same time.
  • Next, the lead terminal 60 is mounted next to the heater element 10. The heater element 10 is bonded to the lead terminal 60 by the wire bonding method so that the bonding wire 70 is formed. Thus, the signal terminal of the heater element 10 such as the gate terminal of the IGBT and the lead terminal 60 are electrically connected with the bonding wire 70. Then, the first heat sink 30 is mounted on the electrode block 20 through the connecting member 50. The heater element 10, the electrode block 20, the first heat sink 30, the second heat sink 40, the bonding wire 70 and the lead terminal 60 are integrated so that the above integrated parts (i.e., works) are formed. The integrated parts are mounted in the die, i.e., the mold so that the integrated parts are molded with resin by the transfer mold method. Thus, the integrated parts are molded and covered with the resin mold 80.
  • In the above transfer mold process, at least one of the first heat radiation surface 30 a of the first heat sink 30 and the second heat radiation surface 40 a of the second heat sink 40 is embedded in the resin mold 80, as shown in FIG. 2. In the first embodiment, the first heat radiation surface 30 a of the first heat sink 30 disposed on the upper side of the heater element 10 is embedded in the resin mold 80. This construction is easily obtained by forming a clearance between the first heat radiation surface 30 a and the die (i.e., an upper portion of the die). The second heat sink 40, which is disposed under the heater element 10, is pressed and attached to the die (i.e., a lower portion of the die), so that the second heat radiation surface 40 a is exposed from the resin mold 80. The degree of parallelism between the first and second heat radiation surfaces 30 a, 40 a of the heat sinks 30, 40 may be equal to or smaller than 0.2 mm. However, the degree of parallelism can be larger than 0.2 mm. In FIG. 2, the degree of parallelism is larger than 0.2 mm, so that the first heat radiation surface 30 a of the first heat sink 30 is tilted from the second heat radiation surface 40 a of the second heat sink 40.
  • Next, the molded parts, i.e., the integrated parts are retrieved from the die. Then, the first heat radiation surface 30 a of the first heat sink 30, which is embedded in the resin mold 80, is polished, ground or cut together with the resin mold 80 from the outside of the resin mold 80 so that the first heat radiation surface 30 a is exposed from the resin mold 80. Specifically, the first heat sink 30 with the resin mold 80 is ground by a grinder or cut by a cutter to a level K shown as a broken line in FIG. 2 from the upside of the resin mold 80. Thus, the first heat radiation surface 30 a is exposed from the resin mold 80 at the level K. The exposed first heat radiation surface 30 a is formed by grinding or cutting a part of the first heat sink 30 with the resin mold 80. The exposed (i.e., ground or cut) first heat radiation surface 30 a becomes the new first heat radiation surface 30 a of the first heat sink 30 in the device 100 shown in FIG. 1.
  • In the grinding or cutting process, the degree of parallelism between the first and second heat radiation surfaces 30 a, 40 a becomes to be equal to or smaller than 0.2 mm. Preferably, the degree of parallelism is equal to or smaller than 0.15 mm. More preferably, the degree of parallelism is equal to or smaller than 0.1 mm. Thus, the semiconductor device 100 is completed.
  • Although the first heat radiation surface 30 a is embedded in the resin mold 80, the second heat radiation surface 40 a instead of the first heat radiation surface 30 a can be embedded in the resin mold 80. In this case, the second heat sink 40 with the resin mold 80 is ground or cut so that the second heat radiation surface 40 a is exposed from the resin mold 80. Further, both of the first and second heat radiation surfaces 30 a, 40 a of the first and second heat sinks 30, 40 can be embedded in the resin mold 80. In this case, both of the first and second heat sinks 30, 40 with the resin mold 80 are ground or cut so that both of the first and second heat radiation surfaces 30 a, 40 a are exposed from the resin mold 80.
  • In the device 100, since the first and second heat radiation surfaces 30 a, 40 a are exposed from the resin mold 80, and the degree of parallelism between the first and second heat radiation surfaces 30 a, 40 a is equal to or smaller than 0.2 mm, thermal resistance in a heat radiation path of the heater element 10 becomes smaller. This reduction effect of the thermal resistance has been experimentally studied by the inventors. The experimental results of the reduction effect are described as follows. FIG. 3 shows semiconductor equipment 200 including the semiconductor device 100. The equipment 200 further includes a pair of cooling blocks 110 as a cooling member disposed outside of the heat radiation surfaces 30 a, 40 a of the heat sinks 30, 40, respectively. The cooling block 110 as cooling equipment cools the heat sink 30, 40 from the heat radiation surface 30 a, 40 a.
  • Specifically, the cooling block 110 is disposed on the heat radiation surface 30 a, 40 a through an insulation member 120 so that the cooling block 110 and the heat sink 30, 40 are thermally connected. The insulation member 120 has electrical insulating property and has a thermal conductivity. The cooling block 110 includes a coolant path 110 a, in which coolant such as cooling water flows. The heat generated in the heater element 10 and conducted through the heat sinks 30, 40 is cooled by the cooling water in the coolant path 110 a. Thus, the heat is exchanged between the cooling water and the heater element 10 so that the heater element is cooled.
  • Thus, the heat radiation (i.e., cooling performance) of the device 100 is much improved by the equipment 200. The insulation member 120 is made of, for example, electrical insulation plate such as aluminum nitride (i.e., AlN). Further, heat conductive grease having electrical insulation can be applied between the insulation plate 120 and the cooling block 110 or between the insulation plate 120 and the heat sink 30, 40.
  • The reduction effect of the thermal resistance is tested as follows. The equipment 200 is mounted on a base 900 so that load G is applied to the equipment 200 from the upper side of the equipment 200, i.e., from the upper cooling block 110. The load G is, for example, 0 to 1500 kGf. The heater element 10 generates heat by driving (i.e., working) the heater element 10. In FIG. 3, the heat of the heater element 10 is 65 W. The insulation plate 120 is made of aluminum nitride, and has a plate shape. The cooling water flowing through the coolant path 110 a has a flow rate of 6 liters per minute (i.e., L/min). The temperature of the cooling water is 40° C. The area of each heat radiation surface 30 a, 40 a is 30 mm by 15 mm (i.e., 30 mm×15 mm). The degree of flatness of each surface 30 a, 40 a is about 50 μm. The degree of flatness is defined in JIS (i.e., Japanese Industrial Standard). Specifically, the flatness is defined in No. B-0621, JIS hand book. Here, the degree of parallelism H shown in FIG. 3 between the surfaces 30 a, 40 a is determined by a reference surface as the second heat radiation surface 40 a of the second heat sink 40. The degree of parallelism H has unit of μm.
  • The thermal resistance is determined in a heat radiation path from the heater element 10 to the coolant path 110 a in the cooling block 110 through the heat sinks 230, 40 and the insulation plate 120. Specifically, the temperature of the heater element 10 is defined as TC, the temperature of the cooling water is defined as TW, and the heating value (i.e., heating power) of the heater element 10 is defined as Q. Thus, the thermal resistance is shown as (TC−TW)/Q, which has unit of K/W, i.e., Kelvin per watt.
  • The relationship between the degree of parallelism H and the thermal resistance is studied in a case where the load G is applied to the equipment 200. FIG. 4 shows a result of the relationship. In FIG. 4, X represents the relationship when the load G is 50 kgf, Y represents the relationship when the load G is 300 kgf, and Z represents when the load G is 1000 kgf. When the degree of parallelism H is equal to or smaller than 0.2 mm (i.e., 200 μm), the thermal resistance is almost constant and comparatively low. When the degree of parallelism H exceeds over 0.2 mm, the thermal resistance increases. To reduce the thermal resistance, it is preferred that the degree of parallelism is equal to or smaller than 0.15 mm. More preferably, the degree of parallelism is equal to or smaller than 0.1 mm.
  • When the load G becomes larger, the thermal resistance generally becomes smaller. This is because the thickness of the equipment 200 becomes thinner when the load G becomes larger. Thus, the heat radiation path becomes shorter, and further, adhesion at an interface between parts in the heat radiation path becomes tightened so that the thermal resistance becomes smaller.
  • Thus, the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the equipment 200, i.e., the device 100 is improved. Thus, the cooling performance of the device 100 is improved.
  • Further, in the equipment 200, the cooling block 110 disposed outside of the heat radiation surfaces 30 a, 40 a much improves the heat radiation of the heater element 10. In FIG. 3, the load G is applied to the heat sinks 30, 40 and the heater element 10 through the upper and lower cooling blocks 110. The load G can be applied to the cooling blocks 110 by a spring or the like.
  • In the above method for manufacturing the device 100, the degree of parallelism H can be controlled appropriately by cutting or grinding the heat radiation surfaces 30 a, 40 a. This is, a tilt angle of the heat radiation surfaces 30 a, 40 a can be controlled to a predetermined angle so that the degree of parallelism H is set to be a predetermined value.
  • Although the device 100 includes one heater element 10, the device 100 can include multiple heater elements 10, as shown in FIG. 5. In FIG. 5, two heater elements 10, 11 are disposed between the first and second heat sinks 30, 40. For example, one of the heater elements 10, 11 is the IGBT, and the other heater element 10, 11 is the FWD. The integrated parts, which is composed of the heater element 10, the electrode block 20, the first heat sink 30, and the second heat sink 40, are mounted in a die 910, i.e., a mold so that the integrated parts are molded with resin. In this case, the first heat radiation surface 30 a of the first heat sink 30 is embedded in the resin mold 80. The die 910 includes an upper die 911 and a lower die 912. The upper die 911 works as a holding member for holding the second heat sink 40 disposed under the heater elements 10, 11 so that the second heat sink 40 is pressed and attached to the lower die 912. Therefore, no resin penetrates on the second heat radiation surface 40 a of the second heat sink 40 so that the second heat radiation surface 40 a is exposed from the resin mold 80 sufficiently. The first heat sink 30 with the resin mold 80 is cut or ground so that the first heat radiation surface 30 a is exposed from the resin mold 80. Thus, multiple heater elements 10, 11 are sandwiched by the heat sinks 30, 40.
  • In the prior art, when multiple heater elements are sandwiched by the heat sinks, the resin mold for molding the heater elements is expanded so that the heat sinks are deformed. This deformation, i.e., expansion of the heat sinks may deteriorate the degree of parallelism between the heat radiation surfaces of the heat sinks so that a clearance is formed between the cooling equipment and the heat radiation surfaces.
  • However, in this method according to the first embodiment, even when the heat sink is deformed or expanded, the expanded portion of the heat sink is cut or ground so that the degree of parallelism is improved. Specifically, the expanded portion of the heat sink can be cut or ground so that a flat surface of the heat sink is obtained.
    • Second Embodiment
  • A method for manufacturing the device 100 according to a second embodiment of the present invention is shown in FIG. 6. In FIG. 6, the integrated parts are molded with the resin mold 80 in the resin molding process, i.e., the transfer molding process. The resin mold 80 has the first upper surface 80 a and second upper surface 80 b. The first upper surface 80 a covers the first heat radiation surface 30 a of the first heat sink 30 so that the first heat radiation surface 30 a is embedded in the resin mold 80. The second upper surface 80 b does not cover the first heat radiation surface 30 a. The first upper surface 80 a of the resin mold 80 and the first heat radiation surface 30 a of the first heat sink 30 are protruded from the second upper surface 80 b of the resin mold 80 so that the first upper surface 80 a has a step from the second upper surface 80 b. Thus, the resin molding process provides the resin mold 80 having the first and second upper surfaces 80 a, 80 b.
  • Here, the first upper surface 80 a of the resin mold 80 works as a protruded upper surface 80 a, and the second upper surface 80 b works as a base upper surface 80 b (i.e., a step upper surface). In the grinding or cutting process, the protruded portion, i.e., the protruded upper surface 80 a with the first heat radiation surface 30 a is cut or ground to the level K. Thus, the grinding or cutting process is ended before the grinder or the cutter reaches the step upper surface 80 b. Thus, the protruded portion is removed so that the first heat radiation surface 30 a of the first heat sink 30 is exposed from the resin mold 80. Accordingly, only the protruded portion is removed; and therefore, the grinding or cutting portion becomes smaller, and the grinding or cutting time, i.e., the process time is reduced.
  • Thus, the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the device 100 is improved. Accordingly, the cooling performance of the device 100 is improved.
    • Third Embodiment
  • Semiconductor equipment 300 according to a third embodiment of the present invention is shown in FIG. 7. The equipment 300 includes multiple semiconductor devices 100, which are disposed vertically. The cooling block 110 is disposed between the devices 100 so that multiple devices 100 and multiple cooling blocks 110 are laminated.
  • In the equipment 300, the cooling block 110 is disposed outside of the heat radiation surface 30 a, 40 a of the heat sink 30, 40 through the insulation member 120 (not shown) so that the heat sink 30, 40 and the cooling block 110 are thermally connected. The load is applied to the equipment 300 in a lamination direction, i.e., a vertical direction so that the cooling performance of the equipment 300 is improved. The load can be applied by a spring or the like disposed outside of the cooling block 110.
  • Thus, the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the device 100, i.e., the equipment 300 is improved.
    • Fourth Embodiment
  • Semiconductor equipment 400 according to a fourth embodiment of the present invention is shown in FIG. 8. The equipment 400 includes multiple semiconductor devices 100, which are disposed horizontally. Thus, multiple devices 100 are sandwiched by a pair of cooling blocks 110. The devices 100 are disposed on the same plane.
  • In the equipment 400, the cooling block 110 is disposed outside of the heat radiation surface 30 a, 40 a of the heat sink 30, 40 through the insulation member 120 (not shown) so that the heat sink 30, 40 and the cooling block 110 are thermally connected. Thus, the upper and lower cooling blocks 100 sandwich multiple devices 100. The load is applied to the devices 100 through a pair of cooling blocks 110 by a spring or the like.
  • Thus, the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the device 100, i.e., the equipment 400 is improved.
  • Further, multiple devices 100 disposed in parallel are sandwiched by a pair of cooling blocks 110. In this case, if the height, i.e., the thickness of each device 100 is different, the cooling block 110 does not sufficiently contact the heat radiation surfaces 30 a, 40 a. This is, for example, in a case where one of the device 100 is thinner than the other device 100, i.e., the height of the one device 100 is lower than the other device 100, a clearance is formed between the heat radiation surface of the one device 100 and the cooling block 110 so that the heat radiation of the one device 100 is decreased. However, the height, i.e., the thickness of each device 100 can be controlled by cutting or grinding the heat sink 30, 40 with the resin mold 80 in the grinding or cutting process. Thus, the height of one device 100 is easily equalized to the other device 100. Accordingly, no clearance is formed between the devices 100 and the cooling block 110 so that the cooling performance of the device 100 is improved.
    • Fifth Embodiment
  • In the cutting or grinding process, the heat sink 30, 40 with the resin mold 80 is cut or ground by a cutter or a grinder so that the heat radiation surface 30 a, 40 a is exposed from the resin mold 80. A method for cutting or grinding according to a fifth embodiment is shown in FIGS. 9A and 9B. In FIG. 9A, the portion of the heat sink 30 with the resin mold 80, which has a predetermined thickness, is removed at one time by a cutter K1. In FIG. 9B, the portion of the heat sink 30 with the resin mold 80 is removed gradually by a grinder K2. For example, the portion is ground step by step, that is a few microns per one step. Thus, the device 100 is completed. The device 100 has a excellent cooling performance.
    • Six Embodiment
  • A method for manufacturing the device 100 according to a sixth embodiment is such that the heat radiation surface 30 a, 40 a is cut or ground after a part of the resin mold 80, which covers the heat radiation surface 30 a, 40 a of the heat sink 30, 40, is removed.
  • The method is shown in FIG. 10 and described as follows. Firstly, in the resin molding process, at least one of the first heat radiation surface 30 a of the first heat sink 30 and the second heat radiation surface 40 a of the second heat sink 40 is embedded in the resin mold 80. In the sixth embodiment, the first heat radiation surface 30 a of the first heat sink 30 disposed on the upper side of the heater element 10 is embedded in the resin mold 80. Then, the resin mold 80 is removed so that the heat radiation surface 30 a of the first heat sink 30 is exposed from the resin mold 80. The resin mold 80 is removed by a laser beam, water jet, or a shot blast.
  • In FIG. 10, the resin mold 80 is removed by a laser beam K4 emitted from laser equipment K3. The laser equipment K3 is, for example, a CO2 laser equipment (i.e., carbon dioxide gas laser equipment), or YAG laser equipment (i.e., yttrium aluminum garnet laser equipment). Next, the exposed first heat radiation surface 30 a of the heat sink 30 is ground by the grinder or cut by the cutter. In this case, since the heat radiation surface 30 a is cut or ground after the part of the resin mold 80, which covers the heat radiation surface 30 a, is removed, the tilt angle of the heat radiation surface 30 a can be controlled appropriately. Thus, the degree of parallelism between the heat radiation surfaces 30 a, 40 a is controlled to be a predetermined value. Thus, the thermal resistance in the heat radiation path of the heater element 10 is reduced by controlling the degree of parallelism so that the heat radiation of the device 100 is improved.
  • Although the part of the resin mold 80 is removed by the laser beam K4, the part of the resin mold 80 can be removed by a water jet, a shot blast, or a releasing agent. In FIG. 11, the part of the resin mold 80 is removed by a water jet processing method. The water jet K6 is jetted from a nozzle K5 so that the part of the resin mold 80 is removed. In FIG. 12, the part of the resin mold 80 is removed by a shot blast (i.e., sandblast) processing method. The sandblast K8 is jetted from a nozzle K7 so that the part of the resin mold 80 is removed. In FIG. 13, the part of the resin mold 80 is removed by the releasing agent K9. The releasing agent K9 is a kind of oil, and used for a resin foaming method in general. Specifically, the releasing agent K9 is applied to the heat radiation surface 30 a. Then, the resin molding process is performed so that the heat radiation surface 30 a is covered with the resin mold 80 through the releasing agent K9. Accordingly, the heat radiation surface 30 a is easily separated from the resin mold 80 because the releasing agent K9 is disposed at the interface between the resin mold 80 and the heat radiation surface 30 a. Thus, the heat radiation surface 30 a is exposed from the resin mold 80.
  • Such changes and modifications are to be understood as being within the scope of the present invention as defined by the appended claims.

Claims (19)

1-5. (canceled)
6. A method for manufacturing a semiconductor device, the method comprising the steps of:
sandwiching both sides of a heater element by first and second heat sinks so that the heat sinks and the heater element are thermally connected;
molding the heater element together with the first and second heat sinks with a resin mold in such a manner that at least one of the first and second heat sinks is embedded in the resin mold; and
removing a part of the embedded one of the first and second heat sinks together with the resin mold so that the embedded one of the first and second heat sinks is exposed from the resin mold.
7. The method according to claim 6, wherein the part of the embedded one of the first and second heat sinks together with the resin mold is removed in the step of removing by a cutting method or a grinding method.
8. The method according to claim 7,
wherein the part of the embedded one of the first and second heat sinks together with the resin mold is removed so that a first heat radiation surface of the first heat sink and a second heat radiation surface of the second heat sink have a degree of parallelism between the first and second heat radiation surfaces equal to or smaller than 0.2 mm, and
wherein the first and second heat radiation surfaces are exposed from the resin mold.
9. The method according to claim 8,
wherein the degree of parallelism is equal to or smaller than 0.15 mm.
10. The method according to claim 9,
wherein the degree of parallelism is equal to or smaller than 0.1 mm.
11. The method according to claim 6,
wherein the step of molding the heater element includes a step of forming a first surface and a second surface of the resin mold,
wherein the first surface of the resin mold covers the one of the first and second heat sinks so that the one of the first and second heat sinks is embedded,
wherein the second surface of the resin mold does not cover the one of the first and second heat sinks,
wherein the first surface of the resin mold is protruded from the second surface of the resin mold to have a step between the first and second surfaces of the resin mold, and
wherein the part of the embedded one of the first and second heat sinks together with the resin mold is removed only from the first surface of the resin mold so that the embedded one of the first and second heat sinks is exposed from the resin mold.
12. A method for manufacturing a semiconductor device, the method comprising the steps of:
sandwiching both sides of a heater element by first and second heat sinks so that the heat sinks and the heater element are thermally connected;
molding the heater element together with the first and second heat sinks with a resin mold in such a manner that at least one of the first and second heat sinks is embedded in the resin mold;
removing a part of the resin mold disposed on the embedded one of the first and second heat sinks so that the embedded one of the first and second heat sinks is exposed from the resin mold; and
refreshing a surface of the exposed one of the first and second heat sinks.
13. The method according to claim 12, wherein the step of refreshing is performed by cutting the surface of the exposed one of the first and second heat sinks.
14. The method according to claim 12,
wherein the step of refreshing is performed by grinding the surface of the exposed one of the first and second heat sinks.
15. The method according to claim 12,
wherein the surface of the exposed one of the first and second heat sinks is refreshed in the step of refreshing so that a first heat radiation surface of the first heat sink and a second heat radiation surface of the second heat sink have a degree of parallelism between the first and second heat radiation surfaces equal to or smaller than 0.2 mm, and
wherein the first and second heat radiation surfaces are exposed from the resin mold.
16. The method according to claim 15,
wherein the degree of parallelism is equal to or smaller than 0.15 mm.
17. The method according to claim 16,
wherein the degree of parallelism equal to or smaller than 0.1 mm.
18. The method according to claim 12,
wherein the step of molding the heater element includes a step of forming a first surface and a second surface of the resin mold,
wherein the first surface of the resin mold covers the one of the first and second heat sinks so that the one of the first and second heat sinks is embedded,
wherein the second surface of the resin mold does not cover the one of the first and second heat sinks,
wherein the first surface of the resin mold is protruded from the second surface of the resin mold to have a step between the first and second surfaces of the resin mold, and
wherein the part of the resin mold disposed on the embedded one of the first and second heat sinks is removed only from the first surface of the resin mold so that the embedded one of the first and second heat sinks is exposed from the resin mold.
19. The method according to claim 12,
wherein the part of the resin mold disposed on the embedded one of the first and second heat sinks is removed by a laser beam cutting method, a water jet cutting method or a shot blast cutting method.
20. The method according to claim 19,
wherein the laser beam cutting method is performed by a CO.sub.2 laser or a YAG laser.
21. The method according to claim 19,
wherein the water jet cutting method is performed by a water jet.
22. The method according to claim 19,
wherein the shot blast cutting method is performed by a sandblast.
23. The method according to claim 12,
wherein the part of the resin mold disposed on the embedded one of the first and second heat sinks is removed by a releasing agent,
the method further includes the steps of:
applying the releasing agent on the one of the first and second heat sinks before the step of molding the heater element together with the first and second heat sinks,
wherein the part of the resin mold disposed on the embedded one of the first and second heat sinks through the releasing agent is removed at an interface between the part of the resin mold and the embedded one of the first and second heat sinks.
US11/365,674 2003-09-17 2006-03-02 Method for manufacturing semiconductor device having a pair of heat sinks Abandoned US20060145335A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/365,674 US20060145335A1 (en) 2003-09-17 2006-03-02 Method for manufacturing semiconductor device having a pair of heat sinks

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2003-324585 2003-09-17
JP2003324585 2003-09-17
JP2004-148933 2004-05-19
JP2004148933A JP2005117009A (en) 2003-09-17 2004-05-19 Semiconductor device and its manufacturing method
US10/916,551 US7049688B2 (en) 2003-09-17 2004-08-12 Semiconductor device having a pair of heat sinks and method for manufacturing the same
US11/365,674 US20060145335A1 (en) 2003-09-17 2006-03-02 Method for manufacturing semiconductor device having a pair of heat sinks

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/916,551 Division US7049688B2 (en) 2003-09-17 2004-08-12 Semiconductor device having a pair of heat sinks and method for manufacturing the same

Publications (1)

Publication Number Publication Date
US20060145335A1 true US20060145335A1 (en) 2006-07-06

Family

ID=34277747

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/916,551 Active US7049688B2 (en) 2003-09-17 2004-08-12 Semiconductor device having a pair of heat sinks and method for manufacturing the same
US11/365,674 Abandoned US20060145335A1 (en) 2003-09-17 2006-03-02 Method for manufacturing semiconductor device having a pair of heat sinks

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/916,551 Active US7049688B2 (en) 2003-09-17 2004-08-12 Semiconductor device having a pair of heat sinks and method for manufacturing the same

Country Status (4)

Country Link
US (2) US7049688B2 (en)
JP (1) JP2005117009A (en)
CN (1) CN100350598C (en)
DE (1) DE102004043258B4 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080130705A1 (en) * 2006-12-01 2008-06-05 Hon Hai Precision Industry Co., Ltd. Thermal resistance measuring apparatus
US20090039501A1 (en) * 2007-08-08 2009-02-12 Von Koblinski Carsten Integrated circuit with galvanically bonded heat sink
US20090289351A1 (en) * 2008-05-22 2009-11-26 Denso Corporation Semiconductor apparatus having both-side heat radiation structure and method for manufacturing the same
US20100327455A1 (en) * 2009-06-30 2010-12-30 Denso Corporation Semiconductor device including two heat sinks and method of manufacturing the same
US9960096B2 (en) 2013-09-16 2018-05-01 Denso Corporation Semiconductor device
US11710709B2 (en) 2018-10-15 2023-07-25 Denso Corporation Terminal member made of plurality of metal layers between two heat sinks

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8125781B2 (en) * 2004-11-11 2012-02-28 Denso Corporation Semiconductor device
JP4953415B2 (en) * 2005-09-12 2012-06-13 内山工業株式会社 Gasket integrated molding method and component for fuel cell component
JP2007109857A (en) * 2005-10-13 2007-04-26 Denso Corp Insulating structure of semiconductor module
US8129225B2 (en) * 2007-08-10 2012-03-06 Infineon Technologies Ag Method of manufacturing an integrated circuit module
US20090230519A1 (en) * 2008-03-14 2009-09-17 Infineon Technologies Ag Semiconductor Device
JP5486990B2 (en) * 2010-04-01 2014-05-07 日立オートモティブシステムズ株式会社 Power module and power conversion device using the same
JP5273101B2 (en) * 2010-06-23 2013-08-28 株式会社デンソー Semiconductor module and manufacturing method thereof
JP5382049B2 (en) * 2010-06-30 2014-01-08 株式会社デンソー Semiconductor device
JP2012230981A (en) * 2011-04-26 2012-11-22 Elpida Memory Inc Semiconductor device and manufacturing method of the same
JP2013021254A (en) * 2011-07-14 2013-01-31 Mitsubishi Electric Corp Semiconductor device and manufacturing method of the same
ITMI20120713A1 (en) * 2012-04-27 2013-10-28 St Microelectronics Srl ELECTRONIC ASSEMBLY SYSTEM THROUGH THROUGH HOLES WITH DISSIPATED ELEMENTS CLOSED AMONG THEM AGAINST INSULATING BODY
ITMI20120711A1 (en) 2012-04-27 2013-10-28 St Microelectronics Srl POWER DEVICE
JP2013232495A (en) * 2012-04-27 2013-11-14 Mitsubishi Electric Corp Semiconductor device
ITVI20120136A1 (en) * 2012-06-06 2013-12-07 St Microelectronics Srl SEMICONDUCTOR DEVICE INCLUDING THE ENCLOSURE AND HAVING A UPPER METAL SURFACE
US9099391B2 (en) 2013-03-14 2015-08-04 Infineon Technologies Austria Ag Semiconductor package with top-side insulation layer
JP6269458B2 (en) 2014-01-20 2018-01-31 株式会社デンソー Semiconductor device and manufacturing method thereof
JP2015142072A (en) * 2014-01-30 2015-08-03 株式会社東芝 semiconductor device
JP6358296B2 (en) 2016-08-05 2018-07-18 トヨタ自動車株式会社 Manufacturing method of semiconductor module
JP2018195694A (en) * 2017-05-17 2018-12-06 株式会社Ｓｏｋｅｎ Power converter
CN109564905A (en) * 2018-10-30 2019-04-02 长江存储科技有限责任公司 IC package
EP3872851A1 (en) * 2020-02-27 2021-09-01 Infineon Technologies Austria AG Protector cap for package with thermal interface material
GB2602340B (en) * 2020-12-23 2024-04-03 Yasa Ltd Semiconductor cooling arrangement with improved heatsink
WO2023249976A1 (en) * 2022-06-22 2023-12-28 American Axle & Manufacturing, Inc. Array of heat-sinked power semiconductors

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5295044A (en) * 1991-09-26 1994-03-15 Kabushiki Kaisah Toshiba Semiconductor device
US5365107A (en) * 1992-06-04 1994-11-15 Shinko Electric Industries, Co., Ltd. Semiconductor device having tab tape
US6444498B1 (en) * 2001-08-08 2002-09-03 Siliconware Precision Industries Co., Ltd Method of making semiconductor package with heat spreader
US20020158333A1 (en) * 2001-04-25 2002-10-31 Takanori Teshima Semiconductor device and method for manufacturing semiconductor device
US6486554B2 (en) * 2001-03-30 2002-11-26 International Business Machines Corporation Molded body for PBGA and chip-scale packages
US20030122232A1 (en) * 2001-12-27 2003-07-03 Naohiko Hirano Semiconductor power device
US6693350B2 (en) * 1999-11-24 2004-02-17 Denso Corporation Semiconductor device having radiation structure and method for manufacturing semiconductor device having radiation structure
US6703707B1 (en) * 1999-11-24 2004-03-09 Denso Corporation Semiconductor device having radiation structure
US20040067603A1 (en) * 2002-10-02 2004-04-08 Robert-Christian Hagen Method for producing channels and cavities in semiconductor housings, and an electronic component having such channels and cavities
US20040108580A1 (en) * 2002-12-09 2004-06-10 Advanpack Solutions Pte. Ltd. Leadless semiconductor packaging structure with inverted flip chip and methods of manufacture
US7081661B2 (en) * 2001-03-16 2006-07-25 Matsushita Electric Industrial Co., Ltd. High-frequency module and method for manufacturing the same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5919675A (en) * 1982-07-27 1984-02-01 Toshiba Corp Apparatus for removing resin burr of semiconductor
JP3877401B2 (en) * 1997-03-10 2007-02-07 三洋電機株式会社 Manufacturing method of semiconductor device
US6072240A (en) * 1998-10-16 2000-06-06 Denso Corporation Semiconductor chip package
US7145254B2 (en) * 2001-07-26 2006-12-05 Denso Corporation Transfer-molded power device and method for manufacturing transfer-molded power device

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5295044A (en) * 1991-09-26 1994-03-15 Kabushiki Kaisah Toshiba Semiconductor device
US5365107A (en) * 1992-06-04 1994-11-15 Shinko Electric Industries, Co., Ltd. Semiconductor device having tab tape
US6693350B2 (en) * 1999-11-24 2004-02-17 Denso Corporation Semiconductor device having radiation structure and method for manufacturing semiconductor device having radiation structure
US6960825B2 (en) * 1999-11-24 2005-11-01 Denso Corporation Semiconductor device having radiation structure
US20050167821A1 (en) * 1999-11-24 2005-08-04 Kuniaki Mamitsu Semiconductor device having radiation structure
US6798062B2 (en) * 1999-11-24 2004-09-28 Denso Corporation Semiconductor device having radiation structure
US6703707B1 (en) * 1999-11-24 2004-03-09 Denso Corporation Semiconductor device having radiation structure
US6891265B2 (en) * 1999-11-24 2005-05-10 Denso Corporation Semiconductor device having radiation structure
US20040089925A1 (en) * 1999-11-24 2004-05-13 Yutaka Fukuda Semiconductor device having radiation structure
US20040089941A1 (en) * 1999-11-24 2004-05-13 Kuniaki Mamitsu Semiconductor device having radiation structure
US20040089940A1 (en) * 1999-11-24 2004-05-13 Kuniaki Mamitsu Semiconductor device having radiation structure
US20040097082A1 (en) * 1999-11-24 2004-05-20 Kuniaki Mamitsu Semiconductor device having radiation structure
US7081661B2 (en) * 2001-03-16 2006-07-25 Matsushita Electric Industrial Co., Ltd. High-frequency module and method for manufacturing the same
US6486554B2 (en) * 2001-03-30 2002-11-26 International Business Machines Corporation Molded body for PBGA and chip-scale packages
US20020158333A1 (en) * 2001-04-25 2002-10-31 Takanori Teshima Semiconductor device and method for manufacturing semiconductor device
US6444498B1 (en) * 2001-08-08 2002-09-03 Siliconware Precision Industries Co., Ltd Method of making semiconductor package with heat spreader
US20030122232A1 (en) * 2001-12-27 2003-07-03 Naohiko Hirano Semiconductor power device
US20040067603A1 (en) * 2002-10-02 2004-04-08 Robert-Christian Hagen Method for producing channels and cavities in semiconductor housings, and an electronic component having such channels and cavities
US20040108580A1 (en) * 2002-12-09 2004-06-10 Advanpack Solutions Pte. Ltd. Leadless semiconductor packaging structure with inverted flip chip and methods of manufacture

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080130705A1 (en) * 2006-12-01 2008-06-05 Hon Hai Precision Industry Co., Ltd. Thermal resistance measuring apparatus
US7578614B2 (en) * 2006-12-01 2009-08-25 Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd. Thermal resistance measuring apparatus
US20090039501A1 (en) * 2007-08-08 2009-02-12 Von Koblinski Carsten Integrated circuit with galvanically bonded heat sink
US8102045B2 (en) * 2007-08-08 2012-01-24 Infineon Technologies Ag Integrated circuit with galvanically bonded heat sink
DE102008036285B4 (en) * 2007-08-08 2013-07-18 Infineon Technologies Ag Integrated circuit having a connection to a heat sink produced by a galvanic process and method therefor
US20090289351A1 (en) * 2008-05-22 2009-11-26 Denso Corporation Semiconductor apparatus having both-side heat radiation structure and method for manufacturing the same
US8278747B2 (en) 2008-05-22 2012-10-02 Denso Corporation Semiconductor apparatus having a two-side heat radiation structure
US20100327455A1 (en) * 2009-06-30 2010-12-30 Denso Corporation Semiconductor device including two heat sinks and method of manufacturing the same
US8405194B2 (en) 2009-06-30 2013-03-26 Denso Corporation Semiconductor device including two heat sinks and method of manufacturing the same
US9960096B2 (en) 2013-09-16 2018-05-01 Denso Corporation Semiconductor device
US11710709B2 (en) 2018-10-15 2023-07-25 Denso Corporation Terminal member made of plurality of metal layers between two heat sinks

Also Published As

Publication number Publication date
DE102004043258A1 (en) 2005-04-21
US20050056927A1 (en) 2005-03-17
CN100350598C (en) 2007-11-21
JP2005117009A (en) 2005-04-28
DE102004043258B4 (en) 2015-01-29
US7049688B2 (en) 2006-05-23
CN1599063A (en) 2005-03-23

Similar Documents

Publication Publication Date Title
US7049688B2 (en) Semiconductor device having a pair of heat sinks and method for manufacturing the same
JP4407489B2 (en) Semiconductor device manufacturing method and semiconductor device manufacturing apparatus
US7215020B2 (en) Semiconductor device having metal plates and semiconductor chip
US8476756B2 (en) Semiconductor device and heat sink with 3-dimensional thermal conductivity
US8263870B2 (en) Heat dissipating wiring board, method for manufacturing same, and electric device using heat dissipating wiring board
US7372137B2 (en) Semiconductor device and manufacturing method thereof
US7239016B2 (en) Semiconductor device having heat radiation plate and bonding member
US20080291636A1 (en) Semiconductor device
US20060214277A1 (en) Semiconductor device and manufacturing method thereof
JP4289384B2 (en) Manufacturing method of semiconductor device
JP2005191502A (en) Electronic part cooling device
US20050180111A1 (en) Low thermal stress composite heat sink assembly
US8344502B2 (en) Semiconductor module and a method for producing an electronic circuit
US20070147005A1 (en) Heat sink board and manufacturing method thereof
US20230282611A1 (en) Semiconductor device manufacturing method
US7223617B2 (en) Semiconductor laser device and a method of mounting a semiconductor laser component on a submount
TWI395307B (en) Semiconductor element module and manufacturing method thereof
CN105280564A (en) Carrier, Semiconductor Module and Fabrication Method Thereof
JPH07321258A (en) Semiconductor device
JP5296977B2 (en) Composite heat sink and its manufacturing method
JP3553513B2 (en) Automotive electronic circuit devices
JP3550100B2 (en) Automotive electronic circuit device and package manufacturing method thereof
US20140151864A1 (en) Atomic level bonding for electronics packaging
JPH1140715A (en) Cooling device for semiconductor elements and manufacture thereof
EP4184567A1 (en) Cooler unit, semiconductor device and method for manufacturing a cooler unit

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION