US20050142835A1 - Method of disposing conductive bumps onto a semiconductor device and semiconductor devices so formed - Google Patents
Method of disposing conductive bumps onto a semiconductor device and semiconductor devices so formed Download PDFInfo
- Publication number
- US20050142835A1 US20050142835A1 US11/068,676 US6867605A US2005142835A1 US 20050142835 A1 US20050142835 A1 US 20050142835A1 US 6867605 A US6867605 A US 6867605A US 2005142835 A1 US2005142835 A1 US 2005142835A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- layer
- solder mask
- solder
- apertures
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
- H01L2224/11472—Profile of the lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13023—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/0125—Shrinkable, e.g. heat-shrinkable polymer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0191—Dielectric layers wherein the thickness of the dielectric plays an important role
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0041—Etching of the substrate by chemical or physical means by plasma etching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
Definitions
- the present invention relates to methods of disposing conductive structures, such as solder bumps, onto the surfaces of semiconductor devices.
- the present invention relates to methods of employing solder masks made of dielectric materials to substantially simultaneously dispose a plurality of solder bumps onto a semiconductor device.
- the present invention relates to conductive structure disposition methods wherein the dielectric solder mask is removable from the semiconductor device or may otherwise be altered during or subsequent to forming the conductive structures to expose the sides, or peripheries, of the conductive structures.
- metal masks were used to selectively control the application of solder balls to the contact pads through which a semiconductor device would electrically communicate with other devices external thereto.
- Metal masks have typically been made from molybdenum, which exhibits long-term dimensional stability at high temperature and may be reused.
- Dry films have also been used as solder masks. Dry films, which are typically a thin layer of semisolid material that is disposed on a carrier film, may be laminated to the surface of a substrate, such as a printed circuit board (“PCB”), by heat and vacuum lamination processes. The dry film may then be patterned by exposing selected regions to ultraviolet (“UV”) light, which hardens the regions of the dry film that are to remain and be used as the solder mask. The uncured regions are removed from the substrate by use of a suitable solvent, such as 1,1,1,-trichloroethane, and the remaining portions of the dry film cured by heat or high-energy UV irradiation.
- a suitable solvent such as 1,1,1,-trichloroethane
- polymers such as acrylates and epoxies
- polymers have also been used as masks for applying solder to semiconductor device substrates, such as printed circuit boards and bare semiconductor devices.
- Polymers are typically applied to the surface of the substrate, patterned to expose the contact pads of the substrate through the polymer, and cured.
- Polymers may be applied to the surface of a substrate by screen printing, which also patterns the polymer, by curtain coating, by roller coating, or by the use of electrostatic spray.
- the patterning and curing processes employed with polymeric solder masks depend upon the type of polymer used as the solder mask. For example, photoimaging or mask and etch techniques may be employed to pattern the polymer, while the polymer may be cured by heat (for epoxies) or ultraviolet irradiation (for acrylates).
- Solder may be applied to metal, dry film, or polymeric solder masks by known processes, such as by applying solder balls to the apertures of the solder mask, forcing solder paste into the apertures of the solder mask, by casting, or by ultrasonic dipping, wherein the masked substrate is immersed in molten solder, which then fills the apertures of the solder mask.
- the apertures of the metal mask must be larger than the cross-section of the solder bumps formed therethrough in order to facilitate removal and reuse of the metal solder mask.
- dry film and polymeric solder masks dictate the contact location of a substrate upon which solder bumps are formed or applied
- dry film and polymeric solder masks are typically very thin in order to facilitate their retention on or their removal from the substrate.
- the apertures of dry film and polymeric solder masks may not define the configuration of solder bumps; rather, dry film and polymeric solder masks are typically used to position spherical solder bumps on the contact pads of a substrate.
- Spherical solder bumps and other configurations of relatively short, wide solder bumps may stress the adjacent semiconductor device. Such stress may be caused, for example, by the different coefficients of thermal expansion of the solder and the adjacent substrate or by conformational changes as the solder bump solidifies.
- Thin polymeric films such as adhesive tapes, have also been applied to printed circuit boards to be used as solder masks.
- U.S. Pat. No. 5,388,327 (hereinafter “the '327 Patent”), which issued to Trabucco on Feb. 14, 1995, and U.S. Pat. Nos. 5,497,938 (hereinafter “the '938 Patent”) and 5,751,068 (hereinafter “the '068 Patent”), which issued to McMahon et al. on Mar. 12, 1996, and May 12, 1998, respectively, disclose adhesive films that carry preformed conductive bumps.
- the conductive bumps carried by the film are aligned with corresponding contact pads of a printed circuit board, the film is adhered to the printed circuit board, the conductive bumps are each secured to their corresponding contact pad, and the film is removed from the printed circuit board with a solvent.
- a carrier film is, however, somewhat undesirable since, during application of the film to the printed circuit board, air pockets may form between the film and the printed circuit board and a sufficient contact between one or more of the conductive bumps and their corresponding contact pads may not be established.
- the conductive bumps may not secure sufficiently to their corresponding contact pads on the printed circuit board to establish an adequate electrical connection with the contact pads.
- the use of such an adhesive film to facilitate the disposal of solder bumps on a bare or minimally packaged semiconductor device is not disclosed in the '327 Patent, the '938 Patent, or the '068 Patent.
- U.S. Pat. Nos. 5,442,852 (hereinafter “the '852 Patent”), 5,504,277 (hereinafter “the '277 Patent”), and 5,637,832 (hereinafter “the '832 Patent”), which issued to Danner on Aug. 22, 1995, Apr. 2, 1996, and Jun. 10, 1997, respectively, each disclose a solder mask that includes an adhesive film with an array of holes therethrough. In use, the holes through the film are aligned with corresponding contact pads of a printed circuit board. Solder balls are then disposed on the contact pads exposed through the holes of the film. The solder mask, however, has a thickness that is significantly less than the height of the solder balls.
- the adhesive film solder mask disclosed in the '852, '277, and '832 Patents may be employed to position the solder balls in desired locations, but does not include apertures that define the shape of the solder.
- the use of such an adhesive film to facilitate the disposal of solder bumps on a bare or minimally packaged semiconductor device is not disclosed in the '852, '277, or '832 Patents.
- solder mask through which conductive structures of desired configuration can be reliably and efficiently applied to the contact pads of semiconductor device substrates, including bare or minimally packaged semiconductor dice.
- the present invention includes a method of disposing solder bumps on a substrate, such as a bare or minimally packaged semiconductor device or a printed circuit board (e.g., the printed circuit board of a ball grid array (“BGA”) package).
- the method of the present invention employs a solder mask comprising a dielectric film, such as a polymer, silicon oxide, glass (e.g., borophosphosilicate glass (“BPSG”), phosphosilicate glass (“PSG”), or borosilicate glass (“BSG”)), or silicon nitride, with apertures formed therethrough.
- BPSG borophosphosilicate glass
- PSG phosphosilicate glass
- BSG borosilicate glass
- the present invention also includes solder masks that may be used in the inventive method, as well as semiconductor devices fabricated in accordance with the method of the present invention.
- the term “solder mask” is expansive and not limiting, including structures for application of materials to substrates to form conductive elements, whether metallic or non
- the method of the present invention includes aligning a film of dielectric material, such as a polymer, silicon oxide, glass, or silicon nitride, with a substrate, such as a bare or minimally packaged semiconductor device or a printed circuit board.
- the film may be preformed or formed during disposal thereof onto the substrate.
- the film has apertures formed therethrough, which are substantially aligned with contact pads of the substrate, such as the bond pads of a bare or minimally packaged semiconductor device or the terminals of a printed circuit board, so as to expose the contact pads through the solder mask.
- the apertures are configured to impart a solder bump formed therein with a desired configuration. Apertures may be formed in the solder mask prior to, during, or subsequent to disposal of the solder mask on the substrate.
- Conductive material such as solder
- Solder may be applied to the contact pads by known techniques, such as by wave solder techniques, which are also referred to as thermosonic dipping, by evaporation, by plating, by screen printing, or by disposing solder balls in or adjacent the apertures of the solder mask.
- Other conductive materials such as conductive elastomers, may alternatively be disposed in the apertures of the solder mask by known processes, such as by screen printing or disposing a quantity of the conductive material in or adjacent each of the apertures of the solder mask.
- the solder or other conductive material is molten as it is introduced into the apertures or thereafter. As the solder or other conductive material in the apertures of the solder mask becomes molten, conductive structures of the desired shape are substantially simultaneously formed in the apertures and secured to their corresponding contact pads.
- the solder mask may be substantially removed from the substrate.
- the solder mask may be removed by peeling the film from the substrate (e.g., if a polymer is used as the solder mask) by use of suitable solvents (e.g., if a polymer is used as the solder mask), by etching the film from the substrate (e.g., if a polymer, silicon oxide, glass, or silicon nitride is used as the solder mask), or otherwise, as known in the art.
- the thickness of the solder mask may be reduced to expose the sides, or peripheries, of the conductive structures.
- the solder mask is comprised of a polymeric material that may be shrunken when exposed to a certain chemical or chemicals, to a plasma, or to radiation, the solder mask may be shrunken to expose the sides, or peripheries, of the conductive structures formed therewith.
- the thickness of the solder mask may be reduced by etching the dielectric material.
- One embodiment of a semiconductor device which represents an intermediate point in the method of the present invention, includes a substrate having contact pads on an active surface thereof and a solder mask comprising a dielectric material disposed over the active surface.
- the solder mask has a thickness that is substantially the same as the desired height of the conductive structures to be formed with the solder mask.
- the solder mask also includes apertures through which selected ones of the contact pads are exposed and into which conductive material is disposable.
- the conductive structures of the semiconductor device have not yet been exposed by removing or reducing the thickness of the solder mask.
- the substrate is a bare or minimally packaged semiconductor die and the contact pads are the bond pads of the semiconductor die.
- the substrate is a printed circuit board and the contact pads are the terminals of the printed circuit board.
- a solder mask made of dielectric material is disposed on an active surface of a substrate.
- the thickness of the solder mask is reduced (e.g., the layer is shrunken or etched).
- Conductive structures are secured to and communicate electrically with the contact pads of the substrate, extend through apertures of the reduced-thickness solder mask, and protrude from the solder mask.
- the substrate is a bare or minimally packaged semiconductor die and the contact pads are the bond pads of the semiconductor die.
- the substrate is a printed circuit board and the contact pads are the terminals of the printed circuit board.
- FIG. 1 is a perspective schematic representation of a semiconductor device according to the present invention
- FIG. 2 is a cross-sectional representation illustrating the placement of a solder mask on a semiconductor device
- FIG. 3 is a cross-sectional representation illustrating the disposal of conductive material in the apertures of the solder mask of FIG. 2 ;
- FIG. 4A is a cross-sectional representation illustrating the removal of the solder mask of FIG. 3 from the semiconductor device to expose the conductive structures on the contact pads of the semiconductor device;
- FIG. 4B is a cross-sectional representation illustrating a reduction in the thickness of the solder mask of FIG. 3 to expose the conductive structures on the contact pads of the semiconductor device;
- FIG. 5 is a cross-sectional representation illustrating a variation of the configuration of a solder bump fabricated by the method of the present invention
- FIG. 6 is a cross-sectional representation illustrating a second variation of the configuration of a solder bump fabricated by the method of the present invention
- FIG. 7 is a cross-sectional representation illustrating a third variation of the configuration of a solder bump fabricated by the method of the present invention.
- FIG. 8 is a cross-sectional representation illustrating a fourth variation of the configuration of a solder bump fabricated by the method of the present invention.
- FIG. 9 is a schematic representation, in perspective view, of a semiconductor wafer including a plurality of unsingulated, conductively bumped semiconductor dice.
- a semiconductor device 10 which includes a substrate 12 with integrated circuitry thereon and contact pads 14 (see FIGS. 2-8 ) in electrical communication with the integrated circuitry is illustrated.
- substrate 12 is a semiconductor die and contact pads 14 are the bond pads of the semiconductor die.
- the bond pads when used with a tin/lead solder, may be coated with a plurality of superimposed metal layers to enhance the bonding of the solder to the metal of the bond pad.
- contact pads may be offset from the bond pads and connected thereto by circuit traces extending over the active surface so as to rearrange an input/output pattern of bond pads to a pattern more suitable for an array of conductive bumps.
- Semiconductor device 10 also includes a solder mask 16 comprised of dielectric material disposed over an active surface 13 of substrate 12 .
- Solder mask 16 includes apertures 18 aligned substantially over contact pads 14 .
- Conductive structures 24 are disposed in apertures 18 so as to communicate electrically with their corresponding contact pads 14 exposed to apertures 18 .
- semiconductor die encompasses partial and full wafers as well as other nonwafer-based substrates, including, by way of example only, silicon on sapphire (“SOS”), silicon on glass (“SOG”) and, in general, silicon on insulator (“SOI”) substrates.
- SOS silicon on sapphire
- SOG silicon on glass
- SOI silicon on insulator
- semiconductor device 10 is depicted as including a semiconductor die, solder masks and conductive structures within the scope of the present invention may also be disposed on other types of substrates, such as printed circuit boards and other substrates with electrical circuitry and electrical contact pads thereon.
- FIG. 2 illustrates the alignment of a solder mask 16 with features on active surface 13 of substrate 12 and the disposal of solder mask 16 on active surface 13 .
- apertures 18 through solder mask 16 are substantially aligned with corresponding contact pads 14 on active surface 13 .
- contact pads 14 are each exposed through their corresponding aperture 18 .
- solder mask 16 As an example of the manner in which solder mask 16 may be disposed on active surface 13 , a solder mask 16 comprising a film of a dielectric material with preformed apertures 18 therethrough may be aligned with the features of active surface 13 , such as contact pads 14 , and secured (e.g., by a pressure sensitive adhesive) to active surface 13 .
- the material from which solder mask 16 is made is a nonconductive polymer, such as a polyimide, that withstands the temperatures of the molten conductive materials, such as solders (e.g., temperatures from about 190° C. to about 260° C.) or conductive elastomers, to be disposed within apertures 18 without undergoing substantial conformational changes and without substantially degrading.
- solder mask 16 can be made of other dielectric materials, such as silicon oxide, glass (e.g., BPSG, PSG, or BSG), or silicon nitride. Apertures 18 may be preformed through the film of dielectric material by known laser ablation or laser drilling processes, by known mask and etch processes, or by other known micron-scale and submicron-scale processes for patterning the particular dielectric material employed as solder mask 16 .
- a layer of photoimageable polymeric material such as a photoimageable polyimide
- a layer of photoimageable polymeric material may be disposed on active surface 13 by known processes, such as by spin-on techniques, by curtain coating, by roller coating or by use of electrostatic spray.
- Solder mask 16 and the apertures 18 therethrough may then be formed from the layer of photoimageable material by known photoimaging processes, thereby substantially exposing contact pads 14 to apertures 18 and through solder mask 16 .
- the photoimageable polymeric material preferably withstands the temperatures of molten conductive material (e.g., solders, metals, and metal alloys) to be disposed within apertures 18 without undergoing substantial conformational changes or substantial degradation.
- molten conductive material e.g., solders, metals, and metal alloys
- solder mask 16 may be fabricated by disposing a layer of dielectric material, such as a nonphotoimageable polyimide, silicon oxide, glass, or silicon nitride, on active surface 13 of substrate 12 by known processes.
- a layer of dielectric material such as a nonphotoimageable polyimide, silicon oxide, glass, or silicon nitride
- known spin-on techniques may be employed to form layers of polymeric material and glass on active surface 13 .
- layers of polymeric material may also be disposed on active surface 13 , by curtain coating, by roller coating, by use of electrostatic spray, or by screen printing, which also patterns the layer of polymeric material substantially simultaneously with disposing the polymeric material on active surface 13 .
- Known chemical vapor deposition (“CVD”) techniques may be employed to dispose a layer of silicon oxide, glass, or silicon nitride on active surface 13 .
- Apertures 18 may be formed through the dielectric material by known processes, such as by disposing a photomask over regions of the layer of dielectric material that are to remain on active surface 13 and by removing the dielectric material located above contact pads 14 through holes in the photomask.
- known isotropic (e.g., wet chemical etching) and anisotropic, or dry, etch processes such as barrel plasma etching (“BPE”) and reactive ion etching (“RIE”) processes, may be employed to form apertures 18 through a layer of polymeric material.
- Etching processes may likewise be used to form apertures 18 through silicon oxide, glass, and silicon nitride solder masks 16 .
- Conductive material 22 is then disposed within each aperture 18 of solder mask 16 .
- Conductive material 22 may be disposed within apertures 18 in molten or liquid form, as a powder, or as a paste. If solder, such as a tin/lead solder, is employed as conductive material 22 , known processes may be employed to apply flux and the solder to the exposed surface of solder mask 16 and to dispose the solder within apertures 18 . For example, known wave solder processes or solder ball disposition techniques may be employed to dispose the conductive material 22 into apertures 18 . While in apertures 18 , conductive material 22 is liquefied, which permits conductive material 22 to substantially fill each aperture 18 .
- each conductive structure 24 is determined by the shape of the aperture 18 in which conductive structure 24 was formed.
- conductive materials such as z-axis and other conductive or conductor-filled elastomers, other metals, and metal alloys, may be similarly disposed within apertures 18 and in contact with contact pads 14 to form conductive structures 24 .
- a conductive elastomer is employed as the conductive material 22 used to form conductive structures 24 , the conductive elastomer will preferably not adhere substantially to or diffuse substantially into adjacent regions of the material of solder mask 16 .
- solder mask 16 may be removed from active surface 13 of substrate 12 .
- Solder mask 16 may be peeled from active surface 13 , removed therefrom by use of a suitable solvent, such as antimony trichloride when solder mask 16 is fabricated from a polyimide material, or etched from active surface 13 by known processes. If an etchant is employed to remove solder mask 16 , the etchant preferably removes the material of solder mask 16 with selectivity over conductive material 22 of conductive structures 24 . If an elastomeric conductive material is employed to fabricate conductive structures 24 , the technique by which solder mask 16 is removed from active surface 13 preferably does not substantially affect the configurations of the elastomeric conductive structures 24 .
- FIG. 4B illustrates a method of exposing the sides, or peripheries, of conductive structures 24 by reducing the thickness of solder mask 16 relative to the height of conductive structures 24 .
- the thickness of solder mask 16 may be reduced by use of a suitable solvent or by etching the material of solder mask 16 . If an etchant is employed to reduce the thickness of solder mask 16 , the etchant preferably removes the material of solder mask 16 with selectivity over conductive material 22 of conductive structures 24 .
- solder mask 16 may also be employed, such as shrinking a polymeric solder mask 16 with an oxygen plasma, with another type of plasma, with chemical shrinking agents, or by exposing solder mask 16 to radiation.
- shrinking small spheres made of polystyrene, polydivinylbenzene, or polytoluene is disclosed in U.S. Pat. No. 5,510,156, which issued to Zhao on Apr. 23, 1996, the disclosure of which is hereby incorporated herein by this reference in its entirety. If an elastomeric material is employed to fabricate conductive structures 24 , the technique by which the thickness of solder mask 16 is reduced preferably does not substantially affect the configurations of the elastomeric conductive structures 24 .
- FIGS. 2-4B illustrate substantially cylindrically configured conductive structures 24
- conductive structures of other shapes are also within the scope of the present invention.
- FIGS. 5-8 illustrate some alternatively configured conductive structures that may be fabricated in accordance with the method of the present invention.
- a conductive structure 24 ′ that tapers inward from the top portion thereof toward contact pad 14 is shown.
- the portion of conductive structure 24 ′ adjacent to contact pad 14 is the narrowest portion of conductive structure 24 ′.
- the aperture 18 (see FIGS. 2-4B ) within which conductive structure 24 ′ is formed may be defined through solder mask 16 by known processes, such as isotropic etching processes, that will provide an aperture 18 having a configuration complementary to that of conductive structure 24 ′.
- FIG. 6 illustrates a conductive structure 24 ′′ that tapers outward from the top portion thereof toward contact pad 14 .
- the thickest portion of conductive structure 24 ′′ is adjacent to contact pad 14
- the narrowest portion of conductive structure 24 ′′ is the top thereof.
- the aperture 18 (see FIGS. 2-4B ) within which conductive structure 24 ′′ is formed may be defined through solder mask 16 by known processes, such as isotropic etching processes, that will provide an aperture 18 having a configuration complementary to that of conductive structure 24 ′′.
- FIG. 7 illustrates a conductive structure 24 ′′′ with an upper portion 24 a ′′′ having a transverse cross section taken along the height of upper portion 24 a ′′′ of substantially uniform configuration.
- a lower portion 24 b ′′′ of conductive structure 24 ′′′ is located between contact pad 14 and upper portion 24 a ′′′.
- the transverse cross section taken along the height of lower portion 24 b ′′′ also has a substantially uniform configuration.
- Lower portion 24 b ′′′ has a smaller transverse cross section than upper portion 24 a ′′′.
- the aperture 18 (see FIGS. 2-4B ) within which conductive structure 24 ′′′ is formed may be defined by disposing a photomask of the type disclosed in U.S. Pat. No.
- Material of the solder mask 16 may then be removed by known etching processes through holes in the photomask to define stepped apertures 18 over contact pads 14 .
- Conductive structure 124 has an outwardly curved center portion, which is thicker than the ends of conductive structure 124 .
- Known processes such as isotropic etching techniques, may be employed to form apertures 18 through solder mask 16 (see FIGS. 2-4B ) within which conductive structure 124 may be formed.
- solder masks 16 having different shapes of apertures 18 are also within the scope of the present invention. Accordingly, the present invention also includes semiconductor devices with combinations of different shapes of conductive structures on the contact pads thereof.
- FIG. 9 illustrates that the above-described processes may be employed to form conductive structures on substrates 12 ( FIGS. 1-8 ), in this case semiconductor dice, before the semiconductor dice have been singulated from a semiconductor wafer 30 .
- semiconductor wafers 30 including a plurality of unsingulated, conductively bumped substrates 12 are also within the scope of the present invention.
- Individual conductively bumped semiconductor devices 10 may subsequently be singulated from semiconductor wafer 30 by known singulation processes, such as by the use of a wafer saw 40 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
A method of forming conductive structures on the contact pads of a substrate, such as a semiconductor die or a printed circuit board. A solder mask is secured to an active surface of the substrate. Apertures through the solder mask are aligned with contact pads on the substrate. The apertures may be preformed or formed after a layer of the material of which the solder mask is comprised has been disposed on the substrate. Conductive material is disposed in and shaped by the apertures of the solder mask to form conductive structures in communication with the contact pads exposed to the apertures. Sides of the conductive structures are exposed through the solder mask, either by removing the solder mask from the substrate or by reducing the thickness of the solder mask. The present invention also includes semiconductor devices formed during different stages of the method of the present invention.
Description
- This application is a continuation of application Ser. No. 09/736,795, filed Dec. 14, 2000, now U.S. Pat. No. 6,861,345, issued Mar. 1, 2005, which is a divisional of application Ser. No. 09/385,584, filed Aug. 27, 1999, pending.
- 1. Field of the Invention
- The present invention relates to methods of disposing conductive structures, such as solder bumps, onto the surfaces of semiconductor devices. In particular, the present invention relates to methods of employing solder masks made of dielectric materials to substantially simultaneously dispose a plurality of solder bumps onto a semiconductor device. More specifically, the present invention relates to conductive structure disposition methods wherein the dielectric solder mask is removable from the semiconductor device or may otherwise be altered during or subsequent to forming the conductive structures to expose the sides, or peripheries, of the conductive structures.
- 2. Background of Related Art
- Conventionally, metal masks were used to selectively control the application of solder balls to the contact pads through which a semiconductor device would electrically communicate with other devices external thereto. Metal masks have typically been made from molybdenum, which exhibits long-term dimensional stability at high temperature and may be reused.
- Dry films have also been used as solder masks. Dry films, which are typically a thin layer of semisolid material that is disposed on a carrier film, may be laminated to the surface of a substrate, such as a printed circuit board (“PCB”), by heat and vacuum lamination processes. The dry film may then be patterned by exposing selected regions to ultraviolet (“UV”) light, which hardens the regions of the dry film that are to remain and be used as the solder mask. The uncured regions are removed from the substrate by use of a suitable solvent, such as 1,1,1,-trichloroethane, and the remaining portions of the dry film cured by heat or high-energy UV irradiation.
- In addition to metal solder masks and dry films, polymers, such as acrylates and epoxies, have also been used as masks for applying solder to semiconductor device substrates, such as printed circuit boards and bare semiconductor devices. Polymers are typically applied to the surface of the substrate, patterned to expose the contact pads of the substrate through the polymer, and cured. Polymers may be applied to the surface of a substrate by screen printing, which also patterns the polymer, by curtain coating, by roller coating, or by the use of electrostatic spray. The patterning and curing processes employed with polymeric solder masks depend upon the type of polymer used as the solder mask. For example, photoimaging or mask and etch techniques may be employed to pattern the polymer, while the polymer may be cured by heat (for epoxies) or ultraviolet irradiation (for acrylates).
- Solder may be applied to metal, dry film, or polymeric solder masks by known processes, such as by applying solder balls to the apertures of the solder mask, forcing solder paste into the apertures of the solder mask, by casting, or by ultrasonic dipping, wherein the masked substrate is immersed in molten solder, which then fills the apertures of the solder mask.
- Following the deposition of solder to contact pads through a metal mask, the apertures of the metal mask must be larger than the cross-section of the solder bumps formed therethrough in order to facilitate removal and reuse of the metal solder mask. While dry film and polymeric solder masks dictate the contact location of a substrate upon which solder bumps are formed or applied, dry film and polymeric solder masks are typically very thin in order to facilitate their retention on or their removal from the substrate. Thus, the apertures of dry film and polymeric solder masks may not define the configuration of solder bumps; rather, dry film and polymeric solder masks are typically used to position spherical solder bumps on the contact pads of a substrate.
- Spherical solder bumps and other configurations of relatively short, wide solder bumps may stress the adjacent semiconductor device. Such stress may be caused, for example, by the different coefficients of thermal expansion of the solder and the adjacent substrate or by conformational changes as the solder bump solidifies.
- Thin polymeric films, such as adhesive tapes, have also been applied to printed circuit boards to be used as solder masks. U.S. Pat. No. 5,388,327 (hereinafter “the '327 Patent”), which issued to Trabucco on Feb. 14, 1995, and U.S. Pat. Nos. 5,497,938 (hereinafter “the '938 Patent”) and 5,751,068 (hereinafter “the '068 Patent”), which issued to McMahon et al. on Mar. 12, 1996, and May 12, 1998, respectively, disclose adhesive films that carry preformed conductive bumps. The conductive bumps carried by the film are aligned with corresponding contact pads of a printed circuit board, the film is adhered to the printed circuit board, the conductive bumps are each secured to their corresponding contact pad, and the film is removed from the printed circuit board with a solvent. The use of such a carrier film is, however, somewhat undesirable since, during application of the film to the printed circuit board, air pockets may form between the film and the printed circuit board and a sufficient contact between one or more of the conductive bumps and their corresponding contact pads may not be established. Thus, the conductive bumps may not secure sufficiently to their corresponding contact pads on the printed circuit board to establish an adequate electrical connection with the contact pads. Moreover, the use of such an adhesive film to facilitate the disposal of solder bumps on a bare or minimally packaged semiconductor device is not disclosed in the '327 Patent, the '938 Patent, or the '068 Patent.
- U.S. Pat. Nos. 5,442,852 (hereinafter “the '852 Patent”), 5,504,277 (hereinafter “the '277 Patent”), and 5,637,832 (hereinafter “the '832 Patent”), which issued to Danner on Aug. 22, 1995, Apr. 2, 1996, and Jun. 10, 1997, respectively, each disclose a solder mask that includes an adhesive film with an array of holes therethrough. In use, the holes through the film are aligned with corresponding contact pads of a printed circuit board. Solder balls are then disposed on the contact pads exposed through the holes of the film. The solder mask, however, has a thickness that is significantly less than the height of the solder balls. Thus, the adhesive film solder mask disclosed in the '852, '277, and '832 Patents may be employed to position the solder balls in desired locations, but does not include apertures that define the shape of the solder. Moreover, the use of such an adhesive film to facilitate the disposal of solder bumps on a bare or minimally packaged semiconductor device is not disclosed in the '852, '277, or '832 Patents.
- Thus, there is a need for a reliable method of efficiently applying conductive structures, such as solder bumps, of desired configuration to the contact pads of semiconductor device substrates through a solder mask. There is also a need for a solder mask through which conductive structures of desired configuration can be reliably and efficiently applied to the contact pads of semiconductor device substrates, including bare or minimally packaged semiconductor dice.
- The present invention includes a method of disposing solder bumps on a substrate, such as a bare or minimally packaged semiconductor device or a printed circuit board (e.g., the printed circuit board of a ball grid array (“BGA”) package). The method of the present invention employs a solder mask comprising a dielectric film, such as a polymer, silicon oxide, glass (e.g., borophosphosilicate glass (“BPSG”), phosphosilicate glass (“PSG”), or borosilicate glass (“BSG”)), or silicon nitride, with apertures formed therethrough. The present invention also includes solder masks that may be used in the inventive method, as well as semiconductor devices fabricated in accordance with the method of the present invention. As used herein, the term “solder mask” is expansive and not limiting, including structures for application of materials to substrates to form conductive elements, whether metallic or nonmetallic.
- The method of the present invention includes aligning a film of dielectric material, such as a polymer, silicon oxide, glass, or silicon nitride, with a substrate, such as a bare or minimally packaged semiconductor device or a printed circuit board. The film may be preformed or formed during disposal thereof onto the substrate. The film has apertures formed therethrough, which are substantially aligned with contact pads of the substrate, such as the bond pads of a bare or minimally packaged semiconductor device or the terminals of a printed circuit board, so as to expose the contact pads through the solder mask. The apertures are configured to impart a solder bump formed therein with a desired configuration. Apertures may be formed in the solder mask prior to, during, or subsequent to disposal of the solder mask on the substrate.
- Conductive material, such as solder, is applied to the contact pads of the substrate through the apertures of the solder mask. Solder may be applied to the contact pads by known techniques, such as by wave solder techniques, which are also referred to as thermosonic dipping, by evaporation, by plating, by screen printing, or by disposing solder balls in or adjacent the apertures of the solder mask. Other conductive materials, such as conductive elastomers, may alternatively be disposed in the apertures of the solder mask by known processes, such as by screen printing or disposing a quantity of the conductive material in or adjacent each of the apertures of the solder mask. The solder or other conductive material is molten as it is introduced into the apertures or thereafter. As the solder or other conductive material in the apertures of the solder mask becomes molten, conductive structures of the desired shape are substantially simultaneously formed in the apertures and secured to their corresponding contact pads.
- When the formed conductive structures have adequately solidified, the solder mask may be substantially removed from the substrate. Depending upon the type of material employed as the solder mask, the solder mask may be removed by peeling the film from the substrate (e.g., if a polymer is used as the solder mask) by use of suitable solvents (e.g., if a polymer is used as the solder mask), by etching the film from the substrate (e.g., if a polymer, silicon oxide, glass, or silicon nitride is used as the solder mask), or otherwise, as known in the art. Alternatively, the thickness of the solder mask may be reduced to expose the sides, or peripheries, of the conductive structures. For example, if the solder mask is comprised of a polymeric material that may be shrunken when exposed to a certain chemical or chemicals, to a plasma, or to radiation, the solder mask may be shrunken to expose the sides, or peripheries, of the conductive structures formed therewith. As another example, the thickness of the solder mask may be reduced by etching the dielectric material.
- One embodiment of a semiconductor device according to the present invention, which represents an intermediate point in the method of the present invention, includes a substrate having contact pads on an active surface thereof and a solder mask comprising a dielectric material disposed over the active surface. The solder mask has a thickness that is substantially the same as the desired height of the conductive structures to be formed with the solder mask. The solder mask also includes apertures through which selected ones of the contact pads are exposed and into which conductive material is disposable. Thus, the conductive structures of the semiconductor device have not yet been exposed by removing or reducing the thickness of the solder mask. In one variation, the substrate is a bare or minimally packaged semiconductor die and the contact pads are the bond pads of the semiconductor die. In another variation, the substrate is a printed circuit board and the contact pads are the terminals of the printed circuit board.
- In another embodiment of a semiconductor device according to the present invention, a solder mask made of dielectric material is disposed on an active surface of a substrate. The thickness of the solder mask is reduced (e.g., the layer is shrunken or etched). Conductive structures are secured to and communicate electrically with the contact pads of the substrate, extend through apertures of the reduced-thickness solder mask, and protrude from the solder mask. In one variation, the substrate is a bare or minimally packaged semiconductor die and the contact pads are the bond pads of the semiconductor die. In another variation, the substrate is a printed circuit board and the contact pads are the terminals of the printed circuit board.
- Other features and advantages of the present invention will become apparent to those of ordinary skill in the art through consideration of the ensuing description, the accompanying drawings, and the appended claims.
-
FIG. 1 is a perspective schematic representation of a semiconductor device according to the present invention; -
FIG. 2 is a cross-sectional representation illustrating the placement of a solder mask on a semiconductor device; -
FIG. 3 is a cross-sectional representation illustrating the disposal of conductive material in the apertures of the solder mask ofFIG. 2 ; -
FIG. 4A is a cross-sectional representation illustrating the removal of the solder mask ofFIG. 3 from the semiconductor device to expose the conductive structures on the contact pads of the semiconductor device; -
FIG. 4B is a cross-sectional representation illustrating a reduction in the thickness of the solder mask ofFIG. 3 to expose the conductive structures on the contact pads of the semiconductor device; -
FIG. 5 is a cross-sectional representation illustrating a variation of the configuration of a solder bump fabricated by the method of the present invention; -
FIG. 6 is a cross-sectional representation illustrating a second variation of the configuration of a solder bump fabricated by the method of the present invention; -
FIG. 7 is a cross-sectional representation illustrating a third variation of the configuration of a solder bump fabricated by the method of the present invention; -
FIG. 8 is a cross-sectional representation illustrating a fourth variation of the configuration of a solder bump fabricated by the method of the present invention; and -
FIG. 9 is a schematic representation, in perspective view, of a semiconductor wafer including a plurality of unsingulated, conductively bumped semiconductor dice. - With reference to
FIG. 1 , asemiconductor device 10 according to the present invention, which includes asubstrate 12 with integrated circuitry thereon and contact pads 14 (seeFIGS. 2-8 ) in electrical communication with the integrated circuitry is illustrated. As depicted,substrate 12 is a semiconductor die andcontact pads 14 are the bond pads of the semiconductor die. Typically and conventionally, the bond pads, when used with a tin/lead solder, may be coated with a plurality of superimposed metal layers to enhance the bonding of the solder to the metal of the bond pad. Further, contact pads may be offset from the bond pads and connected thereto by circuit traces extending over the active surface so as to rearrange an input/output pattern of bond pads to a pattern more suitable for an array of conductive bumps.Semiconductor device 10 also includes asolder mask 16 comprised of dielectric material disposed over anactive surface 13 ofsubstrate 12.Solder mask 16 includesapertures 18 aligned substantially overcontact pads 14.Conductive structures 24 are disposed inapertures 18 so as to communicate electrically with theircorresponding contact pads 14 exposed toapertures 18. As used herein, the term “semiconductor die” encompasses partial and full wafers as well as other nonwafer-based substrates, including, by way of example only, silicon on sapphire (“SOS”), silicon on glass (“SOG”) and, in general, silicon on insulator (“SOI”) substrates. - While
semiconductor device 10 is depicted as including a semiconductor die, solder masks and conductive structures within the scope of the present invention may also be disposed on other types of substrates, such as printed circuit boards and other substrates with electrical circuitry and electrical contact pads thereon. - An exemplary method for fabricating
semiconductor device 10 is illustrated inFIGS. 2-4B .FIG. 2 illustrates the alignment of asolder mask 16 with features onactive surface 13 ofsubstrate 12 and the disposal ofsolder mask 16 onactive surface 13. Specifically,apertures 18 throughsolder mask 16 are substantially aligned withcorresponding contact pads 14 onactive surface 13. Thus,contact pads 14 are each exposed through their correspondingaperture 18. - As an example of the manner in which
solder mask 16 may be disposed onactive surface 13, asolder mask 16 comprising a film of a dielectric material with preformedapertures 18 therethrough may be aligned with the features ofactive surface 13, such ascontact pads 14, and secured (e.g., by a pressure sensitive adhesive) toactive surface 13. Preferably, the material from whichsolder mask 16 is made is a nonconductive polymer, such as a polyimide, that withstands the temperatures of the molten conductive materials, such as solders (e.g., temperatures from about 190° C. to about 260° C.) or conductive elastomers, to be disposed withinapertures 18 without undergoing substantial conformational changes and without substantially degrading. Alternatively,solder mask 16 can be made of other dielectric materials, such as silicon oxide, glass (e.g., BPSG, PSG, or BSG), or silicon nitride.Apertures 18 may be preformed through the film of dielectric material by known laser ablation or laser drilling processes, by known mask and etch processes, or by other known micron-scale and submicron-scale processes for patterning the particular dielectric material employed assolder mask 16. - Alternatively, a layer of photoimageable polymeric material, such as a photoimageable polyimide, may be disposed on
active surface 13 by known processes, such as by spin-on techniques, by curtain coating, by roller coating or by use of electrostatic spray.Solder mask 16 and theapertures 18 therethrough may then be formed from the layer of photoimageable material by known photoimaging processes, thereby substantially exposingcontact pads 14 toapertures 18 and throughsolder mask 16. Again, the photoimageable polymeric material preferably withstands the temperatures of molten conductive material (e.g., solders, metals, and metal alloys) to be disposed withinapertures 18 without undergoing substantial conformational changes or substantial degradation. - As another alternative,
solder mask 16 may be fabricated by disposing a layer of dielectric material, such as a nonphotoimageable polyimide, silicon oxide, glass, or silicon nitride, onactive surface 13 ofsubstrate 12 by known processes. For example, known spin-on techniques may be employed to form layers of polymeric material and glass onactive surface 13. As another example, layers of polymeric material may also be disposed onactive surface 13, by curtain coating, by roller coating, by use of electrostatic spray, or by screen printing, which also patterns the layer of polymeric material substantially simultaneously with disposing the polymeric material onactive surface 13. Known chemical vapor deposition (“CVD”) techniques may be employed to dispose a layer of silicon oxide, glass, or silicon nitride onactive surface 13. -
Apertures 18 may be formed through the dielectric material by known processes, such as by disposing a photomask over regions of the layer of dielectric material that are to remain onactive surface 13 and by removing the dielectric material located abovecontact pads 14 through holes in the photomask. For example, known isotropic (e.g., wet chemical etching) and anisotropic, or dry, etch processes, such as barrel plasma etching (“BPE”) and reactive ion etching (“RIE”) processes, may be employed to formapertures 18 through a layer of polymeric material. Etching processes may likewise be used to formapertures 18 through silicon oxide, glass, and silicon nitride solder masks 16. - With reference to
FIG. 3 , a quantity ofconductive material 22 is then disposed within eachaperture 18 ofsolder mask 16.Conductive material 22 may be disposed withinapertures 18 in molten or liquid form, as a powder, or as a paste. If solder, such as a tin/lead solder, is employed asconductive material 22, known processes may be employed to apply flux and the solder to the exposed surface ofsolder mask 16 and to dispose the solder withinapertures 18. For example, known wave solder processes or solder ball disposition techniques may be employed to dispose theconductive material 22 intoapertures 18. While inapertures 18,conductive material 22 is liquefied, which permitsconductive material 22 to substantially fill eachaperture 18. As the conductive material solidifies, it bonds to the portions ofcontact pads 14 exposed throughapertures 18, formingconductive structures 24 that are electrically linked to each of thecontact pads 14 exposed toapertures 18. The shape of eachconductive structure 24 is determined by the shape of theaperture 18 in whichconductive structure 24 was formed. - Alternatively, other types of conductive materials, such as z-axis and other conductive or conductor-filled elastomers, other metals, and metal alloys, may be similarly disposed within
apertures 18 and in contact withcontact pads 14 to formconductive structures 24. If a conductive elastomer is employed as theconductive material 22 used to formconductive structures 24, the conductive elastomer will preferably not adhere substantially to or diffuse substantially into adjacent regions of the material ofsolder mask 16. - Referring now to
FIG. 4A , a method of exposing the sides, or peripheries, ofconductive structures 24 is illustrated. Onceconductive structures 24 have been formed oncontact pads 14,solder mask 16 may be removed fromactive surface 13 ofsubstrate 12.Solder mask 16 may be peeled fromactive surface 13, removed therefrom by use of a suitable solvent, such as antimony trichloride whensolder mask 16 is fabricated from a polyimide material, or etched fromactive surface 13 by known processes. If an etchant is employed to removesolder mask 16, the etchant preferably removes the material ofsolder mask 16 with selectivity overconductive material 22 ofconductive structures 24. If an elastomeric conductive material is employed to fabricateconductive structures 24, the technique by whichsolder mask 16 is removed fromactive surface 13 preferably does not substantially affect the configurations of the elastomericconductive structures 24. -
FIG. 4B illustrates a method of exposing the sides, or peripheries, ofconductive structures 24 by reducing the thickness ofsolder mask 16 relative to the height ofconductive structures 24. The thickness ofsolder mask 16 may be reduced by use of a suitable solvent or by etching the material ofsolder mask 16. If an etchant is employed to reduce the thickness ofsolder mask 16, the etchant preferably removes the material ofsolder mask 16 with selectivity overconductive material 22 ofconductive structures 24. - Alternatively, other means of reducing the thickness of
solder mask 16 may also be employed, such as shrinking apolymeric solder mask 16 with an oxygen plasma, with another type of plasma, with chemical shrinking agents, or by exposingsolder mask 16 to radiation. An exemplary method of shrinking small spheres made of polystyrene, polydivinylbenzene, or polytoluene is disclosed in U.S. Pat. No. 5,510,156, which issued to Zhao on Apr. 23, 1996, the disclosure of which is hereby incorporated herein by this reference in its entirety. If an elastomeric material is employed to fabricateconductive structures 24, the technique by which the thickness ofsolder mask 16 is reduced preferably does not substantially affect the configurations of the elastomericconductive structures 24. - Although
FIGS. 2-4B illustrate substantially cylindrically configuredconductive structures 24, conductive structures of other shapes are also within the scope of the present invention.FIGS. 5-8 illustrate some alternatively configured conductive structures that may be fabricated in accordance with the method of the present invention. - With reference to
FIG. 5 , aconductive structure 24′ that tapers inward from the top portion thereof towardcontact pad 14 is shown. Thus, the portion ofconductive structure 24′ adjacent to contactpad 14 is the narrowest portion ofconductive structure 24′. The aperture 18 (seeFIGS. 2-4B ) within whichconductive structure 24′ is formed may be defined throughsolder mask 16 by known processes, such as isotropic etching processes, that will provide anaperture 18 having a configuration complementary to that ofconductive structure 24′. -
FIG. 6 illustrates aconductive structure 24″ that tapers outward from the top portion thereof towardcontact pad 14. As illustrated, the thickest portion ofconductive structure 24″ is adjacent to contactpad 14, while the narrowest portion ofconductive structure 24″ is the top thereof. The aperture 18 (seeFIGS. 2-4B ) within whichconductive structure 24″ is formed may be defined throughsolder mask 16 by known processes, such as isotropic etching processes, that will provide anaperture 18 having a configuration complementary to that ofconductive structure 24″. -
FIG. 7 illustrates aconductive structure 24′″ with anupper portion 24 a′″ having a transverse cross section taken along the height ofupper portion 24 a′″ of substantially uniform configuration. A lower portion 24 b′″ ofconductive structure 24′″ is located betweencontact pad 14 andupper portion 24 a′″. The transverse cross section taken along the height of lower portion 24 b′″ also has a substantially uniform configuration. Lower portion 24 b′″ has a smaller transverse cross section thanupper portion 24 a′″. The aperture 18 (seeFIGS. 2-4B ) within whichconductive structure 24′″ is formed may be defined by disposing a photomask of the type disclosed in U.S. Pat. No. 5,741,624, which issued to Jeng et al. on Apr. 21, 1998, the disclosure of which is hereby incorporated herein in its entirety by this reference. Material of thesolder mask 16 may then be removed by known etching processes through holes in the photomask to define steppedapertures 18 overcontact pads 14. - Turning to
FIG. 8 , anotherconductive structure 124 is illustrated.Conductive structure 124 has an outwardly curved center portion, which is thicker than the ends ofconductive structure 124. Known processes, such as isotropic etching techniques, may be employed to formapertures 18 through solder mask 16 (seeFIGS. 2-4B ) within whichconductive structure 124 may be formed. - Of course, solder masks 16 having different shapes of
apertures 18, as well as solder masks 16 havingapertures 18 with combinations of different shapes, are also within the scope of the present invention. Accordingly, the present invention also includes semiconductor devices with combinations of different shapes of conductive structures on the contact pads thereof. -
FIG. 9 illustrates that the above-described processes may be employed to form conductive structures on substrates 12 (FIGS. 1-8 ), in this case semiconductor dice, before the semiconductor dice have been singulated from asemiconductor wafer 30. Accordingly,semiconductor wafers 30 including a plurality of unsingulated, conductively bumpedsubstrates 12 are also within the scope of the present invention. Individual conductively bumpedsemiconductor devices 10 may subsequently be singulated fromsemiconductor wafer 30 by known singulation processes, such as by the use of a wafer saw 40. - Although the foregoing description contains many specifics and examples, these should not be construed as limiting the scope of the present invention, but merely as providing illustrations of some of the presently preferred embodiments. Similarly, other embodiments of the invention may be devised which do not depart from the spirit or scope of the present invention. The scope of this invention is, therefore, indicated and limited only by the appended claims and their legal equivalents, rather than by the foregoing description. All additions, deletions and modifications to the invention as disclosed herein and which fall within the meaning of the claims are to be embraced within their scope.
Claims (16)
1. A method for forming at least one conductive structure in communication with at least one contact pad of a semiconductor device substrate, comprising:
forming a layer of mask material having a thickness that corresponds substantially to a desired height of the at least one conductive structure, the layer configured to be positioned over the substrate;
forming at least one aperture through the layer to expose at least a portion of the at least one contact pad;
introducing conductive material into the at least one aperture to form the at least one conductive structure to substantially the desired height; and
partially exposing a lateral periphery of the at least one conductive structure through the layer.
2. The method of claim 1 , further comprising:
positioning the layer over the substrate.
3. The method of claim 2 , further comprising:
securing the layer to the substrate.
4. The method of claim 2 , wherein forming the at least one aperture is effected before positioning the layer over the substrate.
5. The method of claim 2 , wherein forming the at least one aperture is effected after the layer has been secured to the substrate.
6. The method of claim 1 , wherein forming the layer is effected on the substrate.
7. The method of claim 1 , further comprising:
bonding the conductive material within the at least one aperture to at least the portion of the at least one contact pad.
8. The method of claim 1 , wherein partially exposing comprises reducing a thickness of the layer of mask material.
9. The method of claim 8 , wherein reducing the thickness of the layer of mask material comprises shrinking the layer of mask material.
10. The method of claim 9 , wherein shrinking comprises exposing the mask material to radiation, a shrinking agent, or a plasma.
11. The method of claim 8 , wherein reducing the thickness of the layer of mask material comprises removing mask material.
12. A method for forming a solder mask, comprising:
applying a solder mask material to a contact pad-bearing surface of a substrate to form a layer of reducible thickness, the layer having an initial thickness that corresponds substantially to a desired height of at least one conductive structure to be formed over the substrate; and
forming at least one aperture through the layer in a location that corresponds to at least one contact pad carried by the substrate to expose at least a portion of the at least one contact pad.
13. The method of claim 12 , wherein applying comprises applying unconsolidated material to the contact pad-bearing surface of the substrate.
14. The method of claim 13 , further comprising at least partially consolidating the unconsolidated material.
15. The method of claim 14 , wherein at least partially consolidating includes forming the at least one aperture.
16. The method of claim 12 , wherein forming the at least one aperture comprises removing solder mask material from the layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/068,676 US20050142835A1 (en) | 1999-08-27 | 2005-03-01 | Method of disposing conductive bumps onto a semiconductor device and semiconductor devices so formed |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US38558499A | 1999-08-27 | 1999-08-27 | |
US09/736,795 US6861345B2 (en) | 1999-08-27 | 2000-12-14 | Method of disposing conductive bumps onto a semiconductor device |
US11/068,676 US20050142835A1 (en) | 1999-08-27 | 2005-03-01 | Method of disposing conductive bumps onto a semiconductor device and semiconductor devices so formed |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/736,795 Continuation US6861345B2 (en) | 1999-08-27 | 2000-12-14 | Method of disposing conductive bumps onto a semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050142835A1 true US20050142835A1 (en) | 2005-06-30 |
Family
ID=23522023
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/736,795 Expired - Fee Related US6861345B2 (en) | 1999-08-27 | 2000-12-14 | Method of disposing conductive bumps onto a semiconductor device |
US11/068,676 Abandoned US20050142835A1 (en) | 1999-08-27 | 2005-03-01 | Method of disposing conductive bumps onto a semiconductor device and semiconductor devices so formed |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/736,795 Expired - Fee Related US6861345B2 (en) | 1999-08-27 | 2000-12-14 | Method of disposing conductive bumps onto a semiconductor device |
Country Status (1)
Country | Link |
---|---|
US (2) | US6861345B2 (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080212301A1 (en) * | 2007-03-01 | 2008-09-04 | Nec Corporation | Electronic part mounting board and method of mounting the same |
US20080290482A1 (en) * | 2007-05-25 | 2008-11-27 | National Semiconductor Corporation | Method of packaging integrated circuits |
US20090302095A1 (en) * | 2008-05-15 | 2009-12-10 | International Business Machines Corporation | Techniques for arranging solder balls and forming bumps |
WO2010094315A1 (en) * | 2009-02-20 | 2010-08-26 | Espros Photonics Ag | Flip-chip soldering method, and circuit comprising a soldered semiconductor chip which is contacted using flip-chip technology |
US20100224394A1 (en) * | 2009-03-06 | 2010-09-09 | Sebastian Brunner | Module Substrate and Production Method |
US20120032337A1 (en) * | 2010-08-06 | 2012-02-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Flip Chip Substrate Package Assembly and Process for Making Same |
US8829673B2 (en) | 2012-08-17 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded structures for package and substrate |
US8912045B2 (en) | 2012-06-12 | 2014-12-16 | International Business Machines Corporation | Three dimensional flip chip system and method |
US9087882B2 (en) | 2011-06-03 | 2015-07-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical connection for chip scale packaging |
US9196573B2 (en) | 2012-07-31 | 2015-11-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump on pad (BOP) bonding structure |
US9224680B2 (en) | 2011-10-07 | 2015-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical connections for chip scale packaging |
US9548281B2 (en) | 2011-10-07 | 2017-01-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical connection for chip scale packaging |
US9673161B2 (en) | 2012-08-17 | 2017-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded structures for package and substrate |
Families Citing this family (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6861345B2 (en) * | 1999-08-27 | 2005-03-01 | Micron Technology, Inc. | Method of disposing conductive bumps onto a semiconductor device |
FR2857780B1 (en) * | 2003-07-18 | 2005-09-09 | Commissariat Energie Atomique | METHOD FOR MANUFACTURING ANISOTROPIC CONDUCTIVE FILM ON A SUBSTRATE |
KR100601762B1 (en) * | 2004-11-09 | 2006-07-19 | 삼성전자주식회사 | flip chip bonding fabrication method using non-conductive adhesive |
US20070152023A1 (en) * | 2005-12-30 | 2007-07-05 | Semx Corporation | Solder deposit method on electronic packages for post-connection process |
US20080213991A1 (en) * | 2007-03-02 | 2008-09-04 | Airdio Wireless Inc. | Method of forming plugs |
US20090111294A1 (en) * | 2007-10-25 | 2009-04-30 | Gm Global Technology Operations, Inc. | Bus bar to printed circuit board interface for electric and hybrid electric vehicles |
WO2011139619A1 (en) | 2010-04-26 | 2011-11-10 | Hsio Technologies, Llc | Semiconductor device package adapter |
US9276336B2 (en) | 2009-05-28 | 2016-03-01 | Hsio Technologies, Llc | Metalized pad to electrical contact interface |
US8955215B2 (en) | 2009-05-28 | 2015-02-17 | Hsio Technologies, Llc | High performance surface mount electrical interconnect |
WO2014011232A1 (en) | 2012-07-12 | 2014-01-16 | Hsio Technologies, Llc | Semiconductor socket with direct selective metalization |
WO2010141264A1 (en) | 2009-06-03 | 2010-12-09 | Hsio Technologies, Llc | Compliant wafer level probe assembly |
US9613841B2 (en) | 2009-06-02 | 2017-04-04 | Hsio Technologies, Llc | Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection |
US9699906B2 (en) | 2009-06-02 | 2017-07-04 | Hsio Technologies, Llc | Hybrid printed circuit assembly with low density main core and embedded high density circuit regions |
WO2010141311A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Compliant printed circuit area array semiconductor device package |
US9603249B2 (en) | 2009-06-02 | 2017-03-21 | Hsio Technologies, Llc | Direct metalization of electrical circuit structures |
US8912812B2 (en) | 2009-06-02 | 2014-12-16 | Hsio Technologies, Llc | Compliant printed circuit wafer probe diagnostic tool |
US8610265B2 (en) | 2009-06-02 | 2013-12-17 | Hsio Technologies, Llc | Compliant core peripheral lead semiconductor test socket |
WO2010141298A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Composite polymer-metal electrical contacts |
WO2010141296A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Compliant printed circuit semiconductor package |
US8525346B2 (en) | 2009-06-02 | 2013-09-03 | Hsio Technologies, Llc | Compliant conductive nano-particle electrical interconnect |
US9231328B2 (en) | 2009-06-02 | 2016-01-05 | Hsio Technologies, Llc | Resilient conductive electrical interconnect |
US9930775B2 (en) | 2009-06-02 | 2018-03-27 | Hsio Technologies, Llc | Copper pillar full metal via electrical circuit structure |
US8987886B2 (en) | 2009-06-02 | 2015-03-24 | Hsio Technologies, Llc | Copper pillar full metal via electrical circuit structure |
US9276339B2 (en) | 2009-06-02 | 2016-03-01 | Hsio Technologies, Llc | Electrical interconnect IC device socket |
WO2011002712A1 (en) | 2009-06-29 | 2011-01-06 | Hsio Technologies, Llc | Singulated semiconductor device separable electrical interconnect |
US8955216B2 (en) | 2009-06-02 | 2015-02-17 | Hsio Technologies, Llc | Method of making a compliant printed circuit peripheral lead semiconductor package |
US9232654B2 (en) | 2009-06-02 | 2016-01-05 | Hsio Technologies, Llc | High performance electrical circuit structure |
WO2010141318A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Compliant printed circuit peripheral lead semiconductor test socket |
US8970031B2 (en) * | 2009-06-16 | 2015-03-03 | Hsio Technologies, Llc | Semiconductor die terminal |
US9318862B2 (en) | 2009-06-02 | 2016-04-19 | Hsio Technologies, Llc | Method of making an electronic interconnect |
WO2010141313A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Compliant printed circuit socket diagnostic tool |
US9136196B2 (en) | 2009-06-02 | 2015-09-15 | Hsio Technologies, Llc | Compliant printed circuit wafer level semiconductor package |
US8988093B2 (en) | 2009-06-02 | 2015-03-24 | Hsio Technologies, Llc | Bumped semiconductor wafer or die level electrical interconnect |
US9196980B2 (en) | 2009-06-02 | 2015-11-24 | Hsio Technologies, Llc | High performance surface mount electrical interconnect with external biased normal force loading |
US9414500B2 (en) | 2009-06-02 | 2016-08-09 | Hsio Technologies, Llc | Compliant printed flexible circuit |
US9320133B2 (en) | 2009-06-02 | 2016-04-19 | Hsio Technologies, Llc | Electrical interconnect IC device socket |
WO2012074963A1 (en) | 2010-12-01 | 2012-06-07 | Hsio Technologies, Llc | High performance surface mount electrical interconnect |
US9184527B2 (en) | 2009-06-02 | 2015-11-10 | Hsio Technologies, Llc | Electrical connector insulator housing |
WO2010147782A1 (en) | 2009-06-16 | 2010-12-23 | Hsio Technologies, Llc | Simulated wirebond semiconductor package |
US9320144B2 (en) | 2009-06-17 | 2016-04-19 | Hsio Technologies, Llc | Method of forming a semiconductor socket |
US8981809B2 (en) | 2009-06-29 | 2015-03-17 | Hsio Technologies, Llc | Compliant printed circuit semiconductor tester interface |
US9350093B2 (en) | 2010-06-03 | 2016-05-24 | Hsio Technologies, Llc | Selective metalization of electrical connector or socket housing |
US9689897B2 (en) | 2010-06-03 | 2017-06-27 | Hsio Technologies, Llc | Performance enhanced semiconductor socket |
US10159154B2 (en) | 2010-06-03 | 2018-12-18 | Hsio Technologies, Llc | Fusion bonded liquid crystal polymer circuit structure |
US8758067B2 (en) | 2010-06-03 | 2014-06-24 | Hsio Technologies, Llc | Selective metalization of electrical connector or socket housing |
CN109920774A (en) * | 2012-03-26 | 2019-06-21 | 先进封装技术私人有限公司 | Multi-layer substrate for semiconductor packages |
US9761520B2 (en) | 2012-07-10 | 2017-09-12 | Hsio Technologies, Llc | Method of making an electrical connector having electrodeposited terminals |
US10667410B2 (en) | 2013-07-11 | 2020-05-26 | Hsio Technologies, Llc | Method of making a fusion bonded circuit structure |
US10506722B2 (en) | 2013-07-11 | 2019-12-10 | Hsio Technologies, Llc | Fusion bonded liquid crystal polymer electrical circuit structure |
US9755335B2 (en) | 2015-03-18 | 2017-09-05 | Hsio Technologies, Llc | Low profile electrical interconnect with fusion bonded contact retention and solder wick reduction |
Citations (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4172907A (en) * | 1977-12-29 | 1979-10-30 | Honeywell Information Systems Inc. | Method of protecting bumped semiconductor chips |
US4763829A (en) * | 1986-06-04 | 1988-08-16 | American Telephone And Telegraph Company, At&T Bell Laboratories | Soldering of electronic components |
US4922321A (en) * | 1986-01-27 | 1990-05-01 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and a method of producing same |
US5118584A (en) * | 1990-06-01 | 1992-06-02 | Eastman Kodak Company | Method of producing microbump circuits for flip chip mounting |
US5137845A (en) * | 1990-07-31 | 1992-08-11 | International Business Machines Corporation | Method of forming metal contact pads and terminals on semiconductor chips |
US5139610A (en) * | 1989-04-20 | 1992-08-18 | Honeywell Inc. | Method of making a surface etched shadow mask |
US5246880A (en) * | 1992-04-27 | 1993-09-21 | Eastman Kodak Company | Method for creating substrate electrodes for flip chip and other applications |
US5361695A (en) * | 1991-07-08 | 1994-11-08 | Danippon Screen Mfg. Co., Ltd. | Screen printing plate for limiting the spread of ink on an object |
US5376584A (en) * | 1992-12-31 | 1994-12-27 | International Business Machines Corporation | Process of making pad structure for solder ball limiting metallurgy having reduced edge stress |
US5388327A (en) * | 1993-09-15 | 1995-02-14 | Lsi Logic Corporation | Fabrication of a dissolvable film carrier containing conductive bump contacts for placement on a semiconductor device package |
US5442852A (en) * | 1993-10-26 | 1995-08-22 | Pacific Microelectronics Corporation | Method of fabricating solder ball array |
US5460316A (en) * | 1993-09-15 | 1995-10-24 | At&T Global Information Solutions Company | Stencils having enhanced wear-resistance and methods of manufacturing the same |
US5462638A (en) * | 1994-06-15 | 1995-10-31 | International Business Machines Corporation | Selective etching of TiW for C4 fabrication |
US5473197A (en) * | 1993-05-28 | 1995-12-05 | Kabushiki Kaisha Toshiba | Semiconductor device having bump electrodes with a trapezoidal cross-section along one axis |
US5492235A (en) * | 1995-12-18 | 1996-02-20 | Intel Corporation | Process for single mask C4 solder bump fabrication |
US5497938A (en) * | 1994-09-01 | 1996-03-12 | Intel Corporation | Tape with solder forms and methods for transferring solder to chip assemblies |
US5510156A (en) * | 1994-08-23 | 1996-04-23 | Analog Devices, Inc. | Micromechanical structure with textured surface and method for making same |
US5519580A (en) * | 1994-09-09 | 1996-05-21 | Intel Corporation | Method of controlling solder ball size of BGA IC components |
US5521438A (en) * | 1993-09-24 | 1996-05-28 | Ngk Spark Plug Co., Ltd. | Ceramic base and metallic member assembly |
US5534127A (en) * | 1994-01-11 | 1996-07-09 | Matsushita Electric Industrial Co., Ltd. | Method of forming solder bumps on electrodes of electronic component |
US5539153A (en) * | 1994-08-08 | 1996-07-23 | Hewlett-Packard Company | Method of bumping substrates by contained paste deposition |
US5545465A (en) * | 1993-12-21 | 1996-08-13 | International Business Machines Corporation | Circuit board having a defined volume of solder or conductive adhesive deposited at interconnection sites for electrical circuits |
US5587342A (en) * | 1995-04-03 | 1996-12-24 | Motorola, Inc. | Method of forming an electrical interconnect |
US5593080A (en) * | 1991-10-29 | 1997-01-14 | Fujitsu Limited | Mask for printing solder paste |
US5597469A (en) * | 1995-02-13 | 1997-01-28 | International Business Machines Corporation | Process for selective application of solder to circuit packages |
US5600180A (en) * | 1994-07-22 | 1997-02-04 | Nec Corporation | Sealing structure for bumps on a semiconductor integrated circuit chip |
US5637919A (en) * | 1993-07-28 | 1997-06-10 | Grabbe; Dimitry G. | Perimeter independent precision locating member |
US5663530A (en) * | 1995-08-01 | 1997-09-02 | Minnesota Mining And Manufacturing Company | Wire bond tape ball grid array package |
US5674595A (en) * | 1996-04-22 | 1997-10-07 | International Business Machines Corporation | Coverlay for printed circuit boards |
US5676853A (en) * | 1996-05-21 | 1997-10-14 | Micron Display Technology, Inc. | Mask for forming features on a semiconductor substrate and a method for forming the mask |
US5689091A (en) * | 1996-09-19 | 1997-11-18 | Vlsi Technology, Inc. | Multi-layer substrate structure |
US5717252A (en) * | 1994-07-25 | 1998-02-10 | Mitsui High-Tec, Inc. | Solder-ball connected semiconductor device with a recessed chip mounting area |
US5719070A (en) * | 1992-05-11 | 1998-02-17 | International Business Machines Corporaton | Metallization composite having nickel intermediate/interface |
US5735452A (en) * | 1996-06-17 | 1998-04-07 | International Business Machines Corporation | Ball grid array by partitioned lamination process |
US5741624A (en) * | 1996-02-13 | 1998-04-21 | Micron Technology, Inc. | Method for reducing photolithographic steps in a semiconductor interconnect process |
US5787580A (en) * | 1996-11-19 | 1998-08-04 | Lg Information & Communications, Ltd. | Method for making radio-frequency module by ball grid array package |
US5796038A (en) * | 1997-06-16 | 1998-08-18 | Vlsi Technology, Inc. | Technique to produce cavity-up HBGA packages |
US5811184A (en) * | 1996-06-04 | 1998-09-22 | Hughes Electronics Corporation | Double-faced adhesive film particle getter |
US5818697A (en) * | 1997-03-21 | 1998-10-06 | International Business Machines Corporation | Flexible thin film ball grid array containing solder mask |
US5918364A (en) * | 1989-12-18 | 1999-07-06 | Polymer Flip Chip Corporation | Method of forming electrically conductive polymer interconnects on electrical substrates |
US5922496A (en) * | 1997-11-18 | 1999-07-13 | International Business Machines Corporation | Selective deposition mask and method for making the same |
US6077765A (en) * | 1996-10-16 | 2000-06-20 | Casio Computer Co., Ltd. | Structure of bump electrode and method of forming the same |
US6109507A (en) * | 1997-11-11 | 2000-08-29 | Fujitsu Limited | Method of forming solder bumps and method of forming preformed solder bumps |
US6162718A (en) * | 1998-09-04 | 2000-12-19 | Advanced Micro Devices | High speed bump plating/forming |
US6165885A (en) * | 1995-08-02 | 2000-12-26 | International Business Machines Corporation | Method of making components with solder balls |
US6232212B1 (en) * | 1999-02-23 | 2001-05-15 | Lucent Technologies | Flip chip bump bonding |
US6306748B1 (en) * | 1998-09-04 | 2001-10-23 | Advanced Micro Devices, Inc. | Bump scrub after plating |
US6605524B1 (en) * | 2001-09-10 | 2003-08-12 | Taiwan Semiconductor Manufacturing Company | Bumping process to increase bump height and to create a more robust bump structure |
US20030166331A1 (en) * | 2002-02-27 | 2003-09-04 | Ho-Ming Tong | Bump fabrication process |
US20040102037A1 (en) * | 2002-11-21 | 2004-05-27 | Kazumasa Tanida | Semiconductor device production method and semiconductor device |
US20050003651A1 (en) * | 2002-10-25 | 2005-01-06 | Kwun-Yao Ho | Process of forming bonding columns |
US6861345B2 (en) * | 1999-08-27 | 2005-03-01 | Micron Technology, Inc. | Method of disposing conductive bumps onto a semiconductor device |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06177527A (en) * | 1992-12-09 | 1994-06-24 | Ibiden Co Ltd | Printed wiring board for surface installation |
-
2000
- 2000-12-14 US US09/736,795 patent/US6861345B2/en not_active Expired - Fee Related
-
2005
- 2005-03-01 US US11/068,676 patent/US20050142835A1/en not_active Abandoned
Patent Citations (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4172907A (en) * | 1977-12-29 | 1979-10-30 | Honeywell Information Systems Inc. | Method of protecting bumped semiconductor chips |
US4922321A (en) * | 1986-01-27 | 1990-05-01 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and a method of producing same |
US4763829A (en) * | 1986-06-04 | 1988-08-16 | American Telephone And Telegraph Company, At&T Bell Laboratories | Soldering of electronic components |
US5139610A (en) * | 1989-04-20 | 1992-08-18 | Honeywell Inc. | Method of making a surface etched shadow mask |
US5918364A (en) * | 1989-12-18 | 1999-07-06 | Polymer Flip Chip Corporation | Method of forming electrically conductive polymer interconnects on electrical substrates |
US5118584A (en) * | 1990-06-01 | 1992-06-02 | Eastman Kodak Company | Method of producing microbump circuits for flip chip mounting |
US5137845A (en) * | 1990-07-31 | 1992-08-11 | International Business Machines Corporation | Method of forming metal contact pads and terminals on semiconductor chips |
US5361695A (en) * | 1991-07-08 | 1994-11-08 | Danippon Screen Mfg. Co., Ltd. | Screen printing plate for limiting the spread of ink on an object |
US5593080A (en) * | 1991-10-29 | 1997-01-14 | Fujitsu Limited | Mask for printing solder paste |
US5246880A (en) * | 1992-04-27 | 1993-09-21 | Eastman Kodak Company | Method for creating substrate electrodes for flip chip and other applications |
US5719070A (en) * | 1992-05-11 | 1998-02-17 | International Business Machines Corporaton | Metallization composite having nickel intermediate/interface |
US5376584A (en) * | 1992-12-31 | 1994-12-27 | International Business Machines Corporation | Process of making pad structure for solder ball limiting metallurgy having reduced edge stress |
US5473197A (en) * | 1993-05-28 | 1995-12-05 | Kabushiki Kaisha Toshiba | Semiconductor device having bump electrodes with a trapezoidal cross-section along one axis |
US5637919A (en) * | 1993-07-28 | 1997-06-10 | Grabbe; Dimitry G. | Perimeter independent precision locating member |
US5388327A (en) * | 1993-09-15 | 1995-02-14 | Lsi Logic Corporation | Fabrication of a dissolvable film carrier containing conductive bump contacts for placement on a semiconductor device package |
US5460316A (en) * | 1993-09-15 | 1995-10-24 | At&T Global Information Solutions Company | Stencils having enhanced wear-resistance and methods of manufacturing the same |
US5521438A (en) * | 1993-09-24 | 1996-05-28 | Ngk Spark Plug Co., Ltd. | Ceramic base and metallic member assembly |
US5442852A (en) * | 1993-10-26 | 1995-08-22 | Pacific Microelectronics Corporation | Method of fabricating solder ball array |
US5637832A (en) * | 1993-10-26 | 1997-06-10 | Pacific Microelectronics Corporation | Solder ball array and method of preparation |
US5504277A (en) * | 1993-10-26 | 1996-04-02 | Pacific Microelectronics Corporation | Solder ball array |
US5565033A (en) * | 1993-12-21 | 1996-10-15 | International Business Machines Corporation | Pressurized injection nozzle for screening paste |
US5545465A (en) * | 1993-12-21 | 1996-08-13 | International Business Machines Corporation | Circuit board having a defined volume of solder or conductive adhesive deposited at interconnection sites for electrical circuits |
US5534127A (en) * | 1994-01-11 | 1996-07-09 | Matsushita Electric Industrial Co., Ltd. | Method of forming solder bumps on electrodes of electronic component |
US5462638A (en) * | 1994-06-15 | 1995-10-31 | International Business Machines Corporation | Selective etching of TiW for C4 fabrication |
US5600180A (en) * | 1994-07-22 | 1997-02-04 | Nec Corporation | Sealing structure for bumps on a semiconductor integrated circuit chip |
US5717252A (en) * | 1994-07-25 | 1998-02-10 | Mitsui High-Tec, Inc. | Solder-ball connected semiconductor device with a recessed chip mounting area |
US5539153A (en) * | 1994-08-08 | 1996-07-23 | Hewlett-Packard Company | Method of bumping substrates by contained paste deposition |
US5586715A (en) * | 1994-08-08 | 1996-12-24 | Hewlett-Packard Company | Method of making solder balls by contained paste deposition |
US5880017A (en) * | 1994-08-08 | 1999-03-09 | Hewlett-Packard Co. | Method of bumping substrates by contained paste deposition |
US5672542A (en) * | 1994-08-08 | 1997-09-30 | Hewlett Packard Company | Method of making solder balls by contained paste deposition |
US5510156A (en) * | 1994-08-23 | 1996-04-23 | Analog Devices, Inc. | Micromechanical structure with textured surface and method for making same |
US5497938A (en) * | 1994-09-01 | 1996-03-12 | Intel Corporation | Tape with solder forms and methods for transferring solder to chip assemblies |
US5751068A (en) * | 1994-09-01 | 1998-05-12 | Intel Corporation | Tape with solder forms for semiconductor devices |
US5519580A (en) * | 1994-09-09 | 1996-05-21 | Intel Corporation | Method of controlling solder ball size of BGA IC components |
US5597469A (en) * | 1995-02-13 | 1997-01-28 | International Business Machines Corporation | Process for selective application of solder to circuit packages |
US5587342A (en) * | 1995-04-03 | 1996-12-24 | Motorola, Inc. | Method of forming an electrical interconnect |
US5663530A (en) * | 1995-08-01 | 1997-09-02 | Minnesota Mining And Manufacturing Company | Wire bond tape ball grid array package |
US6165885A (en) * | 1995-08-02 | 2000-12-26 | International Business Machines Corporation | Method of making components with solder balls |
US5492235A (en) * | 1995-12-18 | 1996-02-20 | Intel Corporation | Process for single mask C4 solder bump fabrication |
US5741624A (en) * | 1996-02-13 | 1998-04-21 | Micron Technology, Inc. | Method for reducing photolithographic steps in a semiconductor interconnect process |
US5674595A (en) * | 1996-04-22 | 1997-10-07 | International Business Machines Corporation | Coverlay for printed circuit boards |
US5676853A (en) * | 1996-05-21 | 1997-10-14 | Micron Display Technology, Inc. | Mask for forming features on a semiconductor substrate and a method for forming the mask |
US5811184A (en) * | 1996-06-04 | 1998-09-22 | Hughes Electronics Corporation | Double-faced adhesive film particle getter |
US5735452A (en) * | 1996-06-17 | 1998-04-07 | International Business Machines Corporation | Ball grid array by partitioned lamination process |
US5689091A (en) * | 1996-09-19 | 1997-11-18 | Vlsi Technology, Inc. | Multi-layer substrate structure |
US6077765A (en) * | 1996-10-16 | 2000-06-20 | Casio Computer Co., Ltd. | Structure of bump electrode and method of forming the same |
US5787580A (en) * | 1996-11-19 | 1998-08-04 | Lg Information & Communications, Ltd. | Method for making radio-frequency module by ball grid array package |
US5818697A (en) * | 1997-03-21 | 1998-10-06 | International Business Machines Corporation | Flexible thin film ball grid array containing solder mask |
US5796038A (en) * | 1997-06-16 | 1998-08-18 | Vlsi Technology, Inc. | Technique to produce cavity-up HBGA packages |
US6109507A (en) * | 1997-11-11 | 2000-08-29 | Fujitsu Limited | Method of forming solder bumps and method of forming preformed solder bumps |
US5922496A (en) * | 1997-11-18 | 1999-07-13 | International Business Machines Corporation | Selective deposition mask and method for making the same |
US6162718A (en) * | 1998-09-04 | 2000-12-19 | Advanced Micro Devices | High speed bump plating/forming |
US6306748B1 (en) * | 1998-09-04 | 2001-10-23 | Advanced Micro Devices, Inc. | Bump scrub after plating |
US6232212B1 (en) * | 1999-02-23 | 2001-05-15 | Lucent Technologies | Flip chip bump bonding |
US6861345B2 (en) * | 1999-08-27 | 2005-03-01 | Micron Technology, Inc. | Method of disposing conductive bumps onto a semiconductor device |
US6605524B1 (en) * | 2001-09-10 | 2003-08-12 | Taiwan Semiconductor Manufacturing Company | Bumping process to increase bump height and to create a more robust bump structure |
US20030166331A1 (en) * | 2002-02-27 | 2003-09-04 | Ho-Ming Tong | Bump fabrication process |
US20050003651A1 (en) * | 2002-10-25 | 2005-01-06 | Kwun-Yao Ho | Process of forming bonding columns |
US20040102037A1 (en) * | 2002-11-21 | 2004-05-27 | Kazumasa Tanida | Semiconductor device production method and semiconductor device |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8168525B2 (en) * | 2007-03-01 | 2012-05-01 | Nec Corporation | Electronic part mounting board and method of mounting the same |
US20080212301A1 (en) * | 2007-03-01 | 2008-09-04 | Nec Corporation | Electronic part mounting board and method of mounting the same |
US20080290482A1 (en) * | 2007-05-25 | 2008-11-27 | National Semiconductor Corporation | Method of packaging integrated circuits |
US20090302095A1 (en) * | 2008-05-15 | 2009-12-10 | International Business Machines Corporation | Techniques for arranging solder balls and forming bumps |
US8087566B2 (en) * | 2008-05-15 | 2012-01-03 | International Business Machines Corporation | Techniques for arranging solder balls and forming bumps |
WO2010094315A1 (en) * | 2009-02-20 | 2010-08-26 | Espros Photonics Ag | Flip-chip soldering method, and circuit comprising a soldered semiconductor chip which is contacted using flip-chip technology |
US20100224394A1 (en) * | 2009-03-06 | 2010-09-09 | Sebastian Brunner | Module Substrate and Production Method |
US8413321B2 (en) * | 2009-03-06 | 2013-04-09 | Epcos Ag | Module substrate and production method |
US20120032337A1 (en) * | 2010-08-06 | 2012-02-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Flip Chip Substrate Package Assembly and Process for Making Same |
US9087882B2 (en) | 2011-06-03 | 2015-07-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical connection for chip scale packaging |
US9515038B2 (en) | 2011-06-03 | 2016-12-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical connection for chip scale packaging |
US9741659B2 (en) | 2011-10-07 | 2017-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical connections for chip scale packaging |
US9224680B2 (en) | 2011-10-07 | 2015-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical connections for chip scale packaging |
US9548281B2 (en) | 2011-10-07 | 2017-01-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical connection for chip scale packaging |
US8912045B2 (en) | 2012-06-12 | 2014-12-16 | International Business Machines Corporation | Three dimensional flip chip system and method |
US10515917B2 (en) | 2012-07-31 | 2019-12-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump on pad (BOP) bonding structure in semiconductor packaged device |
US9196573B2 (en) | 2012-07-31 | 2015-11-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump on pad (BOP) bonding structure |
US10163839B2 (en) | 2012-07-31 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump on pad (BOP) bonding structure in semiconductor packaged device |
US9748188B2 (en) | 2012-07-31 | 2017-08-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming a bump on pad (BOP) bonding structure in a semiconductor packaged device |
US9123788B2 (en) | 2012-08-17 | 2015-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded structures for package and substrate |
US9673161B2 (en) | 2012-08-17 | 2017-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded structures for package and substrate |
US9397059B2 (en) | 2012-08-17 | 2016-07-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded structures for package and substrate |
US10468366B2 (en) | 2012-08-17 | 2019-11-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded structures for package and substrate |
US8829673B2 (en) | 2012-08-17 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded structures for package and substrate |
US11088102B2 (en) | 2012-08-17 | 2021-08-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded structures for package and substrate |
Also Published As
Publication number | Publication date |
---|---|
US6861345B2 (en) | 2005-03-01 |
US20010002044A1 (en) | 2001-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6861345B2 (en) | Method of disposing conductive bumps onto a semiconductor device | |
US7662670B2 (en) | Manufacturing method of semiconductor device | |
US4273859A (en) | Method of forming solder bump terminals on semiconductor elements | |
US6759319B2 (en) | Residue-free solder bumping process | |
US6504227B1 (en) | Passive semiconductor device mounted as daughter chip on active semiconductor device | |
US7579692B2 (en) | Method for forming a bump, semiconductor device and method of fabricating same, semiconductor chip, circuit board, and electronic instrument | |
JP3842548B2 (en) | Semiconductor device manufacturing method and semiconductor device | |
KR100455404B1 (en) | A semiconductor device and method for manufacturing the same | |
US7642629B2 (en) | Methods and apparatus for packaging integrated circuit devices | |
US11282763B2 (en) | Semiconductor device having a lid with through-holes | |
US6848176B2 (en) | Process for manufacturing flexible wiring boards | |
JP2005175317A (en) | Semiconductor device and its manufacturing method | |
JP2000058709A (en) | Structure and formation of lump electrode | |
JP4176961B2 (en) | Semiconductor device | |
KR100614548B1 (en) | Fabrication method of wiring substrate for mounting semiconductor element and semiconductor device | |
US6649507B1 (en) | Dual layer photoresist method for fabricating a mushroom bumping plating structure | |
US20020019075A1 (en) | Methods of forming a circuit and methods of preparing an integrated circuit | |
JPH06326108A (en) | Bump electrode and its manufacture | |
JP2002093842A (en) | Semiconductor device and method of manufacturing the same | |
JPH11224890A (en) | Semiconductor device and its manufacturing | |
KR100691000B1 (en) | Method for fabricating wafer level package | |
JP3296344B2 (en) | Semiconductor device and manufacturing method thereof | |
JP3148202B2 (en) | Semiconductor package and manufacturing method thereof | |
JP2001223232A (en) | Manufacturing method of semiconductor device | |
JP2002093956A (en) | Electronic circuit device and its manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |