US20040070402A1 - Substrate impedance measurement - Google Patents
Substrate impedance measurement Download PDFInfo
- Publication number
- US20040070402A1 US20040070402A1 US10/267,814 US26781402A US2004070402A1 US 20040070402 A1 US20040070402 A1 US 20040070402A1 US 26781402 A US26781402 A US 26781402A US 2004070402 A1 US2004070402 A1 US 2004070402A1
- Authority
- US
- United States
- Prior art keywords
- electrically conductive
- probe
- side layer
- package substrate
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
- G01R31/2805—Bare printed circuit boards
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
- G01R1/07314—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being perpendicular to test object, e.g. bed of nails or probe with bump contacts on a rigid support
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
- G01R27/02—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
- G01R27/04—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant in circuits having distributed constants, e.g. having very long conductors or involving high frequencies
Definitions
- This invention relates to the field of integrated circuit fabrication. More particularly, this invention relates to testing the characteristic impedance of integrated circuit package substrates.
- Time domain reflectometry is a method that is used to discover such problems in structures like integrated circuit package substrates.
- Time domain reflectometry uses a high speed digitizing oscilloscope with a built in step generator that launches a fast edge into a device under test, such as an electrical trace in a package substrate. By monitoring the reflected wave from various impedance discontinuities encountered in the substrate, different properties of the substrate, such as those mentioned above, can be sensed and analyzed. Time domain reflectometry uncovers such unwanted signal reflections so that defective substrates can be scrapped or reworked, and design flaws and process flaws can be corrected.
- time domain reflectometry is a very sensitive process, it is a relatively difficult and time consuming process. Therefore, only a few traces are typically tested on a substrate, because it is cost prohibitive to test a greater number. Therefore, a certain percentage of problems may remain undetected even after time domain reflectometry, because of the relatively few number of traces that are typically tested. Furthermore, in order to obtain tighter tolerances it is important to consider the variations in the entire package substrate.
- a probe structure for testing the impedance of a package substrate using time domain reflectometry A connector electrically connects the probe structure to a time domain reflectometry tester, where the connector has a signal conductor and a ground conductor.
- a non electrically conductive back side layer is physically connected to the connector.
- a non electrically conductive probe side layer with electrically conductive contacts is sandwiched with the non electrically conductive back side layer in a layered substrate.
- the non electrically conductive probe side layer has a centrally disposed signal electrical contact and surrounding ground electrical contacts.
- An electrically conductive layer is disposed between the back side layer and the probe side layer.
- the electrically conductive layer is electrically connected to the ground conductor of the connector.
- the electrically conductive layer is also electrically connected to the ground electrical contacts of the probe side layer electrical contacts.
- An electrically conductive signal via extends from the back side layer to the probe side layer.
- the electrically conductive signal via is electrically connected to the signal conductor of the connector, and is also electrically connected to the centrally disposed signal electrical contact of the probe side layer electrical contacts.
- the electrically conductive signal via does not make electrical connection with the electrically conductive layer on the back side or on the probe side.
- a first of electrically conductive pins is electrically connected to the signal electrical contact, for making an electrical connection with an electrically conductive structure to be tested on the package substrate.
- Others of the electrically conductive pins are electrically connected to the ground electrical contacts, for making electrical connections with electrically conductive structures on the package substrate that surround the electrically conductive structure to be tested on the package substrate.
- a single electrical structure on the package substrate such as an electrical trace
- the centrally disposed signal pin can be probed with the centrally disposed signal pin, while the other ground pins make contact with the surrounding contacts on the package substrate, where the electrical connections to all of the surrounding contacts are tied together.
- the package substrate can be quickly and easily probed, and time domain reflectometry measurements can be readily taken.
- time domain reflectometry measurements can be performed automatically. This setup improves the accuracy of the measured wave forms due to the ability of the setup to ground the surrounding conductive structures while probing the structure of interest. Therefore, more accurate measurements can be taken in a given amount of time, providing for a more complete investigation of the package substrate and the package substrate design.
- the electrically conductive layer is two electrically conductive layers separated by an intervening non electrically conductive layer, where the two electrically conductive layers are electrically connected by electrically conductive vias, with a vertical impedance between the signal via and ground via of about fifty ohms.
- the probe structure is about fifteen millimeters by about fifteen millimeters in size. The probe structure size can be adjusted for other applications.
- the electrically conductive layer is a metal plane.
- the connector is preferably a fifty ohm subminiature version A connector.
- the non electrically conductive back side layer and the non electrically conductive probe side layer are most preferably formed of a solder mask material.
- the electrically conductive pins are preferably either cobra pins or pogo pins. Any contact pins with some compliance can be used as well.
- the electrically conductive contacts on the non electrically conductive probe side layer are disposed at a pitch adapted for testing a ball grid array side of the package substrate, but are alternately disposed at a pitch adapted for testing a solder on pad die side or electrically conductive die side pad of the package substrate.
- the electrically conductive contacts on the non electrically conductive probe side layer may also be disposed at a pitch of one of about eight tenths of millimeter, about one millimeter, and about one and twenty-seven hundredths of a millimeter.
- a time domain reflectometry test station is electrically connected to a probe structure via a connector, where the connector has a signal conductor and a ground conductor.
- a non electrically conductive back side layer is physically connected to the connector.
- a non electrically conductive probe side layer with electrically conductive contacts is sandwiched with the non electrically conductive back side layer in a layered substrate.
- the non electrically conductive probe side layer has a centrally disposed signal electrical contact and surrounding ground electrical contacts.
- An electrically conductive layer is disposed between the back side layer and the probe side layer.
- the electrically conductive layer is electrically connected to the ground conductor of the connector.
- the electrically conductive layer is also electrically connected to the ground electrical contacts of the probe side layer electrical contacts.
- An electrically conductive via extends from the back side layer to the probe side layer.
- the electrically conductive via is electrically connected to the signal conductor of the connector, and is also electrically connected to the centrally disposed signal electrical contact of the probe side layer electrical contacts. The electrically conductive via does not make electrical connection with the electrically conductive layer.
- a first of electrically conductive pins is electrically connected to the signal electrical contact, for making an electrical connection with an electrically conductive structure to be tested on the package substrate.
- Others of the electrically conductive pins electrically are connected to the ground electrical contacts, for making electrical connections with electrically conductive structures on the package substrate that surround the electrically conductive structure to be tested on the package substrate.
- an XYZ stage moves the package substrate under the probe structure, thereby enabling the automated testing of multiple electrically conductive structures to be tested on the package substrate
- a pattern recognition system aligns the electrically conductive pins to the electrically conductive structures on the package substrate.
- FIG. 1 is a cross sectional view of a probe structure according to the present invention
- FIG. 2 is a top plan view of the probe structure according to the present invention.
- FIG. 1 there is depicted a cross sectional view of a probe structure 20 according to the present invention, with a functional block diagram of other parts of a system 10 that uses such a probe structure 20 .
- the probe structure 20 is preferably electrically connected to a time domain reflectometer test station 14 via a cable such as a coaxial cable 32 , having a center conductor 34 and a sheath conductor 36 .
- the coaxial cable 32 is preferably terminated with a connection such as a fifty ohm subminiature version A connector having a center pin 30 electrically connected to the center conductor 34 and a cap 28 electrically connected to the sheath conductor 36 .
- This connector is electrically connected to a connector 22 attached to the probe structure 20 , having a signal conductor 24 electrically connected to the center pin 30 and a ground conductor 26 electrically connected to the cap 28 .
- the connector 22 is connected to a layered substrate 12 of the probe structure 20 .
- the layered substrate 12 of the probe structure 20 has a non electrically conductive back side layer 38 , which is most preferably made of a solder mask material.
- the layered substrate 12 also has a non electrically conductive probe side layer 48 , which is also preferably formed of a solder mask material.
- electrically conductive contacts including a centrally disposed signal electrical contact 51 and surrounding ground electrical contacts 50 .
- the contacts 50 and 51 are electrically connected to electrically conductive pins 52 , such as the cobra pins connected to the surrounding ground electrical contacts 50 as depicted, or a pogo pin such as connected to the central signal electrical contact 51 as depicted. It is appreciated that other types of pins providing generally the same functionality as those described herein could also be employed. It is further appreciated that such pins could be used in any combination, and the invention is not limited to the specific arrangement and selection of pins 52 as depicted in FIG. 1.
- an electrically conductive layer Disposed between the back side layer 38 and the probe side layer 48 is an electrically conductive layer, which is preferably formed of three layers as depicted in FIG. 1.
- the first of these three layers is an electrically conductive layer 40 , which is electrically connected by electrical conductors 54 to the ground conductor 26 of the connector 22 .
- the electrically conductive layer 40 is electrically connected to another electrically conductive layer 46 by electrically conductive vias 42 , which make such electrical connections through an intervening non electrically conductive layer 44 .
- the electrically conductive layers 40 and 46 are most preferably formed of metal planes.
- the intervening non electrically conductive layer 44 is preferably made of a material such as FR4, FR5, or TEFLON.
- the electrically conductive layer 46 is electrically connected to the surrounding ground electrical contacts 50 .
- the signal conductor 24 of connector 22 is electrically connected to an electrically conductive via 56 which extends from the back side layer 38 through the probe side layer 48 , but which is electrically insulated from the electrically conductive layers 40 and 46 , such as by a non electrically conductive insulator material 58 .
- the electrically conductive via 56 is electrically connected to the centrally disposed signal electrical contact 51 , as depicted.
- there is an electrical connection from the pin 52 connected to the centrally disposed signal electrical contact 51 to the time domain reflectometer 14 which is a separate circuit path from the common ground circuit path described above.
- a package substrate 60 to be tested with electrically conductive structures 62 , such as electrically conductive pad connected to electrically conductive traces.
- One of the electrically conductive structures 64 or a structure connected to it, is to be tested using the system 10 .
- the structure 64 to be tested is aligned so as to be underneath the centrally disposed pin 52 that is connected to the signal conductor 24 .
- the other pins 52 are disposed with a pitch so as to make electrical connections with the surrounding electrical structures 62 on the package substrate 60 .
- the pitch of the pins 52 may be such as to probe the ball grid array of the package substrate 60 , or may alternately be pitched to probe the solder on pad bump side 68 of the package substrate 60 .
- the pin 52 pitch is one of about eight tenths of a millimeter, about one millimeter, and about one and twenty-seven hundredths of a millimeter. This pin 52 pitch can be varied to obtain other pin sizes.
- the package substrate 60 is preferably held by a substrate holder 70 , which is attached to a pedestal 72 .
- These elements represent an XYZ stage 18 which can index the package substrate 60 beneath the probe structure 20 , so that different ones of the electrical contacts 62 on the surface of the package substrate 60 can be electrically tested with the centrally disposed pin 52 .
- such testing and indexing is accomplished automatically under the control of a controller, such as may be included within the time domain reflectometer test station 14 .
- the system 10 also includes a pattern recognition system 16 for aligning the electrically conductive pins 52 to the electrically conductive structures 62 on the package substrate 60 , as they are indexed by the XYZ stage 18 under the probe structure 20 .
- FIG. 2 representationally depicts the probe structure 20 from a top view. Depicted is the connector 22 , including the signal conductor 24 and the ground conductor 26 . Also depicted in phantom are the are the electrically conductive contacts 50 disposed on the bottom of the probe structure 20 . It is appreciated that the layout of the conductive contacts 50 as depicted in FIG. 2 is representational only, and in actual implementation the layout of the conductive contacts 50 may take one or more a variety of different forms, preferably dependant at least in part upon the configuration of the electrically conductive structures 62 on the package substrate 60 to be probed.
- the probe structure 20 is about fifteen millimeters by about fifteen millimeters in size. However, it is appreciated that other sizes can be used as well. Further, the number of contacts 50 as depicted in FIG. 2 is not by way of limitation, but rather is representational only. In addition, the probe structure 20 need not be rectilinear as depicted, but may alternately be formed in another shape, such as circular. As depicted in FIG. 1, the probe structure 20 is roughly the same size as the package substrate 60 to be tested. However, it is appreciated that the probe structure 20 may alternately be either larger than or smaller than the package substrate 60 to be tested.
- the system 10 as described allows a signal to be launched to and received from a pad 62 on the package substrate 60 while at the same time grounding the surrounding pads, such as Vss pads, Vdd pads, and other signal pads within a predefined region, to the outer conductor of the fifty ohm coaxial cable connected to the connector 22 .
- the surrounding pads such as Vss pads, Vdd pads, and other signal pads within a predefined region
- time domain reflectometry measurements are easily and accurately made to determine, for example, the characteristic impedance (Z 0 ) of the traces in the package substrate 60 .
- Z 0 characteristic impedance
Abstract
Description
- This invention relates to the field of integrated circuit fabrication. More particularly, this invention relates to testing the characteristic impedance of integrated circuit package substrates.
- As integrated circuits become increasingly faster, the structures used for conducting the signals must be fabricated to increasingly tighter tolerances so that they do not degrade or otherwise introduce unwanted characteristics into the signals which they conduct. Even the electrically nonconductive structures can effect the quality of the high speed signals passing through the conductive elements that are nearby. These tighter tolerances are important not only in the fabrication of the integrated circuits themselves, but also for the structures that are used to feed the signals to and from the integrated circuits, such as package components.
- Obviously, if the conductive traces in a package substrate have shorts or opens, then the package substrate will function improperly. However, even seemingly minor imperfections can effect signal integrity at high signal speeds. For example, if such conductive traces are not of a uniform thickness and width along the length of the trace, then the impedance of the non uniform trace changes along its length. Thus, discontinuities in printed traces and connectors can degrade signal integrity. In addition, flaws in the non electrically conductive materials can introduce shorts and capacitances. Once problems like these occur, other problems begin to cascade, such as crosstalk, reflections, logic errors, and clock skew.
- Time domain reflectometry is a method that is used to discover such problems in structures like integrated circuit package substrates. Time domain reflectometry uses a high speed digitizing oscilloscope with a built in step generator that launches a fast edge into a device under test, such as an electrical trace in a package substrate. By monitoring the reflected wave from various impedance discontinuities encountered in the substrate, different properties of the substrate, such as those mentioned above, can be sensed and analyzed. Time domain reflectometry uncovers such unwanted signal reflections so that defective substrates can be scrapped or reworked, and design flaws and process flaws can be corrected.
- However, because time domain reflectometry is a very sensitive process, it is a relatively difficult and time consuming process. Therefore, only a few traces are typically tested on a substrate, because it is cost prohibitive to test a greater number. Therefore, a certain percentage of problems may remain undetected even after time domain reflectometry, because of the relatively few number of traces that are typically tested. Furthermore, in order to obtain tighter tolerances it is important to consider the variations in the entire package substrate.
- What is needed, therefore, is a system by which time domain reflectometry can be performed on a greater number of package substrate traces without an extreme increase in time, so that problems with the traces can be detected prior to attachment and test or use of the integrated circuit.
- The above and other needs are met by a probe structure for testing the impedance of a package substrate using time domain reflectometry. A connector electrically connects the probe structure to a time domain reflectometry tester, where the connector has a signal conductor and a ground conductor. A non electrically conductive back side layer is physically connected to the connector. A non electrically conductive probe side layer with electrically conductive contacts is sandwiched with the non electrically conductive back side layer in a layered substrate. The non electrically conductive probe side layer has a centrally disposed signal electrical contact and surrounding ground electrical contacts.
- An electrically conductive layer is disposed between the back side layer and the probe side layer. The electrically conductive layer is electrically connected to the ground conductor of the connector. The electrically conductive layer is also electrically connected to the ground electrical contacts of the probe side layer electrical contacts. An electrically conductive signal via extends from the back side layer to the probe side layer. The electrically conductive signal via is electrically connected to the signal conductor of the connector, and is also electrically connected to the centrally disposed signal electrical contact of the probe side layer electrical contacts. The electrically conductive signal via does not make electrical connection with the electrically conductive layer on the back side or on the probe side.
- A first of electrically conductive pins is electrically connected to the signal electrical contact, for making an electrical connection with an electrically conductive structure to be tested on the package substrate. Others of the electrically conductive pins are electrically connected to the ground electrical contacts, for making electrical connections with electrically conductive structures on the package substrate that surround the electrically conductive structure to be tested on the package substrate.
- In this manner, a single electrical structure on the package substrate, such as an electrical trace, can be probed with the centrally disposed signal pin, while the other ground pins make contact with the surrounding contacts on the package substrate, where the electrical connections to all of the surrounding contacts are tied together. Thus, the package substrate can be quickly and easily probed, and time domain reflectometry measurements can be readily taken. Once this probe setup is attached to an automatic XYZ positioner, time domain reflectometry measurements can be performed automatically. This setup improves the accuracy of the measured wave forms due to the ability of the setup to ground the surrounding conductive structures while probing the structure of interest. Therefore, more accurate measurements can be taken in a given amount of time, providing for a more complete investigation of the package substrate and the package substrate design.
- In various preferred embodiments of the invention, the electrically conductive layer is two electrically conductive layers separated by an intervening non electrically conductive layer, where the two electrically conductive layers are electrically connected by electrically conductive vias, with a vertical impedance between the signal via and ground via of about fifty ohms. Preferably, the probe structure is about fifteen millimeters by about fifteen millimeters in size. The probe structure size can be adjusted for other applications. In one embodiment the electrically conductive layer is a metal plane. The connector is preferably a fifty ohm subminiature version A connector. The non electrically conductive back side layer and the non electrically conductive probe side layer are most preferably formed of a solder mask material.
- The electrically conductive pins are preferably either cobra pins or pogo pins. Any contact pins with some compliance can be used as well. Most preferably, the electrically conductive contacts on the non electrically conductive probe side layer are disposed at a pitch adapted for testing a ball grid array side of the package substrate, but are alternately disposed at a pitch adapted for testing a solder on pad die side or electrically conductive die side pad of the package substrate. The electrically conductive contacts on the non electrically conductive probe side layer may also be disposed at a pitch of one of about eight tenths of millimeter, about one millimeter, and about one and twenty-seven hundredths of a millimeter.
- According to another aspect of the invention there is described a system for testing the impedance of a package substrate using time domain reflectometry. A time domain reflectometry test station is electrically connected to a probe structure via a connector, where the connector has a signal conductor and a ground conductor. A non electrically conductive back side layer is physically connected to the connector. A non electrically conductive probe side layer with electrically conductive contacts is sandwiched with the non electrically conductive back side layer in a layered substrate. The non electrically conductive probe side layer has a centrally disposed signal electrical contact and surrounding ground electrical contacts.
- An electrically conductive layer is disposed between the back side layer and the probe side layer. The electrically conductive layer is electrically connected to the ground conductor of the connector. The electrically conductive layer is also electrically connected to the ground electrical contacts of the probe side layer electrical contacts. An electrically conductive via extends from the back side layer to the probe side layer. The electrically conductive via is electrically connected to the signal conductor of the connector, and is also electrically connected to the centrally disposed signal electrical contact of the probe side layer electrical contacts. The electrically conductive via does not make electrical connection with the electrically conductive layer.
- A first of electrically conductive pins is electrically connected to the signal electrical contact, for making an electrical connection with an electrically conductive structure to be tested on the package substrate. Others of the electrically conductive pins electrically are connected to the ground electrical contacts, for making electrical connections with electrically conductive structures on the package substrate that surround the electrically conductive structure to be tested on the package substrate.
- Preferably, an XYZ stage moves the package substrate under the probe structure, thereby enabling the automated testing of multiple electrically conductive structures to be tested on the package substrate Most preferably, a pattern recognition system aligns the electrically conductive pins to the electrically conductive structures on the package substrate.
- Further advantages of the invention are apparent by reference to the detailed description when considered in conjunction with the figures, which are not to scale so as to more clearly show the details, wherein like reference numbers indicate like elements throughout the several views, and wherein:
- FIG. 1 is a cross sectional view of a probe structure according to the present invention, and FIG. 2 is a top plan view of the probe structure according to the present invention.
- With reference now to FIG. 1, there is depicted a cross sectional view of a
probe structure 20 according to the present invention, with a functional block diagram of other parts of asystem 10 that uses such aprobe structure 20. Theprobe structure 20 is preferably electrically connected to a time domainreflectometer test station 14 via a cable such as acoaxial cable 32, having acenter conductor 34 and asheath conductor 36. Thecoaxial cable 32 is preferably terminated with a connection such as a fifty ohm subminiature version A connector having acenter pin 30 electrically connected to thecenter conductor 34 and acap 28 electrically connected to thesheath conductor 36. This connector is electrically connected to a connector 22 attached to theprobe structure 20, having asignal conductor 24 electrically connected to thecenter pin 30 and aground conductor 26 electrically connected to thecap 28. - The connector22 is connected to a
layered substrate 12 of theprobe structure 20. Preferably, the layeredsubstrate 12 of theprobe structure 20 has a non electrically conductiveback side layer 38, which is most preferably made of a solder mask material. The layeredsubstrate 12 also has a non electrically conductiveprobe side layer 48, which is also preferably formed of a solder mask material. - Disposed within the
probe side layer 48 are electrically conductive contacts, including a centrally disposed signalelectrical contact 51 and surrounding groundelectrical contacts 50. Thecontacts conductive pins 52, such as the cobra pins connected to the surrounding groundelectrical contacts 50 as depicted, or a pogo pin such as connected to the central signalelectrical contact 51 as depicted. It is appreciated that other types of pins providing generally the same functionality as those described herein could also be employed. It is further appreciated that such pins could be used in any combination, and the invention is not limited to the specific arrangement and selection ofpins 52 as depicted in FIG. 1. - Disposed between the
back side layer 38 and theprobe side layer 48 is an electrically conductive layer, which is preferably formed of three layers as depicted in FIG. 1. The first of these three layers is an electricallyconductive layer 40, which is electrically connected byelectrical conductors 54 to theground conductor 26 of the connector 22. The electricallyconductive layer 40 is electrically connected to another electricallyconductive layer 46 by electricallyconductive vias 42, which make such electrical connections through an intervening non electricallyconductive layer 44. - There is preferably a vertical impedance of about fifty ohms between the two electrically
conductive layers vias 42, although the spacing and formation of thevias 42 could be adjusted to provide other impedance values. The electricallyconductive layers conductive layer 44 is preferably made of a material such as FR4, FR5, or TEFLON. The electricallyconductive layer 46 is electrically connected to the surrounding groundelectrical contacts 50. Thus, there is a common electrical ground connection from thetime domain reflectometer 14 to all of thepins 52 that are connected to the surrounding groundelectrical contacts 50. - The
signal conductor 24 of connector 22 is electrically connected to an electrically conductive via 56 which extends from theback side layer 38 through theprobe side layer 48, but which is electrically insulated from the electricallyconductive layers conductive insulator material 58. The electrically conductive via 56 is electrically connected to the centrally disposed signalelectrical contact 51, as depicted. Thus, there is an electrical connection from thepin 52 connected to the centrally disposed signalelectrical contact 51 to thetime domain reflectometer 14, which is a separate circuit path from the common ground circuit path described above. - Also depicted in FIG. 1 is a
package substrate 60 to be tested, with electricallyconductive structures 62, such as electrically conductive pad connected to electrically conductive traces. One of the electricallyconductive structures 64, or a structure connected to it, is to be tested using thesystem 10. Thestructure 64 to be tested is aligned so as to be underneath the centrally disposedpin 52 that is connected to thesignal conductor 24. The other pins 52 are disposed with a pitch so as to make electrical connections with the surroundingelectrical structures 62 on thepackage substrate 60. Thus, the pitch of thepins 52 may be such as to probe the ball grid array of thepackage substrate 60, or may alternately be pitched to probe the solder onpad bump side 68 of thepackage substrate 60. Preferably, thepin 52 pitch is one of about eight tenths of a millimeter, about one millimeter, and about one and twenty-seven hundredths of a millimeter. Thispin 52 pitch can be varied to obtain other pin sizes. - The
package substrate 60 is preferably held by asubstrate holder 70, which is attached to apedestal 72. These elements represent anXYZ stage 18 which can index thepackage substrate 60 beneath theprobe structure 20, so that different ones of theelectrical contacts 62 on the surface of thepackage substrate 60 can be electrically tested with the centrally disposedpin 52. Preferably, such testing and indexing is accomplished automatically under the control of a controller, such as may be included within the time domainreflectometer test station 14. - Most preferably the
system 10 also includes apattern recognition system 16 for aligning the electricallyconductive pins 52 to the electricallyconductive structures 62 on thepackage substrate 60, as they are indexed by theXYZ stage 18 under theprobe structure 20. - FIG. 2 representationally depicts the
probe structure 20 from a top view. Depicted is the connector 22, including thesignal conductor 24 and theground conductor 26. Also depicted in phantom are the are the electricallyconductive contacts 50 disposed on the bottom of theprobe structure 20. It is appreciated that the layout of theconductive contacts 50 as depicted in FIG. 2 is representational only, and in actual implementation the layout of theconductive contacts 50 may take one or more a variety of different forms, preferably dependant at least in part upon the configuration of the electricallyconductive structures 62 on thepackage substrate 60 to be probed. - In a preferred embodiment, the
probe structure 20 is about fifteen millimeters by about fifteen millimeters in size. However, it is appreciated that other sizes can be used as well. Further, the number ofcontacts 50 as depicted in FIG. 2 is not by way of limitation, but rather is representational only. In addition, theprobe structure 20 need not be rectilinear as depicted, but may alternately be formed in another shape, such as circular. As depicted in FIG. 1, theprobe structure 20 is roughly the same size as thepackage substrate 60 to be tested. However, it is appreciated that theprobe structure 20 may alternately be either larger than or smaller than thepackage substrate 60 to be tested. - The
system 10 as described allows a signal to be launched to and received from apad 62 on thepackage substrate 60 while at the same time grounding the surrounding pads, such as Vss pads, Vdd pads, and other signal pads within a predefined region, to the outer conductor of the fifty ohm coaxial cable connected to the connector 22. Thus, time domain reflectometry measurements are easily and accurately made to determine, for example, the characteristic impedance (Z0) of the traces in thepackage substrate 60. A discussion of time domain reflectometry is left to other sources. - The foregoing description of preferred embodiments for this invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise form disclosed. Obvious modifications or variations are possible in light of the above teachings. The embodiments are chosen and described in an effort to provide the best illustrations of the principles of the invention and its practical application, and to thereby enable one of ordinary skill in the art to utilize the invention in various embodiments and with various modifications as is suited to the particular use contemplated. All such modifications and variations are within the scope of the invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/267,814 US6717423B1 (en) | 2002-10-09 | 2002-10-09 | Substrate impedance measurement |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/267,814 US6717423B1 (en) | 2002-10-09 | 2002-10-09 | Substrate impedance measurement |
Publications (2)
Publication Number | Publication Date |
---|---|
US6717423B1 US6717423B1 (en) | 2004-04-06 |
US20040070402A1 true US20040070402A1 (en) | 2004-04-15 |
Family
ID=32030361
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/267,814 Expired - Lifetime US6717423B1 (en) | 2002-10-09 | 2002-10-09 | Substrate impedance measurement |
Country Status (1)
Country | Link |
---|---|
US (1) | US6717423B1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7463042B2 (en) * | 2005-06-30 | 2008-12-09 | Northrop Grumman Corporation | Connector probing system |
CN108020770A (en) * | 2017-10-31 | 2018-05-11 | 东莞华贝电子科技有限公司 | The test system and method for circuit board assemblies |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5461324A (en) * | 1994-08-08 | 1995-10-24 | International Business Machines Corporation | Split-fixture configuration and method for testing circuit traces on a flexible substrate |
US5872449A (en) * | 1996-01-26 | 1999-02-16 | Lsi Logic Corporation | Semiconductor package qualification chip |
US6066561A (en) * | 1997-12-19 | 2000-05-23 | Lsi Logic Corporation | Apparatus and method for electrical determination of delamination at one or more interfaces within a semiconductor wafer |
US6218848B1 (en) * | 1998-02-25 | 2001-04-17 | Micron Technology, Inc. | Semiconductor probe card having resistance measuring circuitry and method of fabrication |
US6484884B1 (en) * | 1996-03-07 | 2002-11-26 | Coinstar, Inc. | Method and apparatus for conditioning coins prior to discrimination |
US6507204B1 (en) * | 1999-09-27 | 2003-01-14 | Hitachi, Ltd. | Semiconductor testing equipment with probe formed on a cantilever of a substrate |
-
2002
- 2002-10-09 US US10/267,814 patent/US6717423B1/en not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5461324A (en) * | 1994-08-08 | 1995-10-24 | International Business Machines Corporation | Split-fixture configuration and method for testing circuit traces on a flexible substrate |
US5872449A (en) * | 1996-01-26 | 1999-02-16 | Lsi Logic Corporation | Semiconductor package qualification chip |
US6484884B1 (en) * | 1996-03-07 | 2002-11-26 | Coinstar, Inc. | Method and apparatus for conditioning coins prior to discrimination |
US6066561A (en) * | 1997-12-19 | 2000-05-23 | Lsi Logic Corporation | Apparatus and method for electrical determination of delamination at one or more interfaces within a semiconductor wafer |
US6218848B1 (en) * | 1998-02-25 | 2001-04-17 | Micron Technology, Inc. | Semiconductor probe card having resistance measuring circuitry and method of fabrication |
US6507204B1 (en) * | 1999-09-27 | 2003-01-14 | Hitachi, Ltd. | Semiconductor testing equipment with probe formed on a cantilever of a substrate |
Also Published As
Publication number | Publication date |
---|---|
US6717423B1 (en) | 2004-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3777260A (en) | Grid for making electrical contact | |
US6798212B2 (en) | Time domain reflectometer probe having a built-in reference ground point | |
KR20090082783A (en) | Prove card assembly for electrical die sorting process | |
US7323897B2 (en) | Mock wafer, system calibrated using mock wafer, and method for calibrating automated test equipment | |
Chen et al. | Nondestructive analysis of interconnection in two-die BGA using TDR | |
US6717423B1 (en) | Substrate impedance measurement | |
US20080061812A1 (en) | Component-attach test vehicle | |
US6891392B2 (en) | Substrate impedance measurement | |
JPH10153644A (en) | Adaptor module for bga device test | |
JP6199010B2 (en) | Probe card | |
TWM574692U (en) | Probe holder and test interface device | |
JP6109060B2 (en) | Printed circuit board inspection equipment | |
JP2976321B2 (en) | Probe device | |
CN110557882B (en) | Circuit board for transmitting and testing high-speed signal | |
US6498299B2 (en) | Connection structure of coaxial cable to electric circuit substrate | |
JP2720146B2 (en) | Connection ring for wafer prober | |
JP2015007552A (en) | Method for inspecting printed circuit board | |
JP2003050262A (en) | High-frequency ic socket, semiconductor testing device, semiconductor test method and manufacturing method of semiconductor device | |
JPH1144709A (en) | Probe card | |
US5220278A (en) | Fixing card for use with high frequency | |
JP5342526B2 (en) | TDR type inspection device | |
JP2011191185A (en) | Inspection apparatus and manufacturing method of electronic apparatus | |
JP3191205B2 (en) | Printed circuit board inspection equipment | |
JPH03195974A (en) | Probe card | |
JP2006308528A (en) | Probe card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI LOGIC CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:THURAIRAJARATNAM, ARITHARAN;NAGAR, MOHAN R.;REEL/FRAME:013396/0635 Effective date: 20021009 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:033102/0270 Effective date: 20070406 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388 Effective date: 20140814 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044886/0766 Effective date: 20171208 |
|
AS | Assignment |
Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020 Effective date: 20180124 |
|
AS | Assignment |
Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059723/0382 Effective date: 20220401 |