US20030162334A1 - Method of manufacturing a semiconductor device - Google Patents

Method of manufacturing a semiconductor device Download PDF

Info

Publication number
US20030162334A1
US20030162334A1 US10/323,638 US32363802A US2003162334A1 US 20030162334 A1 US20030162334 A1 US 20030162334A1 US 32363802 A US32363802 A US 32363802A US 2003162334 A1 US2003162334 A1 US 2003162334A1
Authority
US
United States
Prior art keywords
film
semiconductor film
impurity
forming
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/323,638
Inventor
Shunpei Yamazaki
Taketomi Asami
Mitsuhiro Ichijo
Toru Mitsuki
Yoko Kanakubo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to US10/323,638 priority Critical patent/US20030162334A1/en
Publication of US20030162334A1 publication Critical patent/US20030162334A1/en
Priority to US11/066,253 priority patent/US7169689B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02672—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using crystallisation enhancing elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H01L2029/7863—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile with an LDD consisting of more than one lightly doped zone or having a non-homogeneous dopant distribution, e.g. graded LDD

Definitions

  • the present invention relates to a method of manufacturing a semiconductor device, such as a thin film transistor (hereinafter referred to as a TFT), using a crystalline semiconductor film formed on a substrate.
  • the semiconductor device fabricated by the present invention includes not only an element such as a TFT or a MOS transistor, but also a liquid crystal display device, an EL (Electro Luminescence) display device, an EC (Electro Chromic) display device, an image sensor, or the like, each including a semiconductor circuit (microprocessor, signal processing circuit, high frequency circuit, etc.) constituted by insulated gate transistors.
  • a thin film transistor (hereinafter referred to as a TFT) is used for each integrated circuit, and is especially used as a switching element of an image display device. Further, a TFT using as an active layer a crystalline semiconductor film having higher mobility than an amorphous semiconductor film has high drive capability and is also used as an element of a driving circuit.
  • a thermal annealing method, a laser annealing method, or techniques disclosed in Japanese Patent Application Laid-Open No. Hei. 7-130652 and No. Hei. 8-78329 by the present assignee are well known.
  • the technique disclosed in the publications uses a metal element (especially nickel (Ni)) for promoting crystallization of silicon to enable the formation of a crystalline silicon film having excellent crystallinity by a heat treatment at 500 to 600° C. for about 4 hours.
  • Reliability is regarded as most important in evaluation of a TFT.
  • an impurity in the TFT (hereinafter, an impurity to lower the reliability of a TFT is called a contaminant impurity in the present specification) can be mentioned.
  • the contaminant impurity is mixed in the TFT from various contaminating sources such as the air, a glass substrate, and a manufacturing apparatus. Particularly, that the contaminant impurity exists on an interface of films constituting the TFT is a great factor to damage the reliability of the TFT.
  • Vth a threshold voltage (Vth).
  • B boron
  • a crystalline semiconductor film is obtained by using a method of crystallizing an amorphous semiconductor film by heat, laser light or the like.
  • a film formation apparatus and a furnace or a laser apparatus, for a heat treatment are respectively independent of each other.
  • the surface of a substrate is exposed to a clean room atmosphere each time the film formation is made. Accordingly, it becomes necessary to provide a step of washing the surface of a film prior to a next treatment.
  • the substrate is also exposed to the air atmosphere until it is put in the film formation apparatus from a washer.
  • a semiconductor device is generally fabricated in a clean room.
  • a filter is used to remove dirt, dust, contaminant substance or the like from the outer air to be taken in, a lot of contaminant impurities generated from the filter itself, especially boron (B) or a lot of contaminant impurities from a person working in the clean room, especially sodium (Na) exist in the clean room atmosphere. That is, the surface of the substrate is contaminated by merely exposing the substrate to the clean room atmosphere.
  • An object of the present invention is to keep an interface of respective films constituting a TFT in a clean state without being contaminated by a contaminant impurity.
  • Another object of the present invention is to add an impurity element to give a p-type into an n-channel TFT without breaking the crystal structure of a crystalline semiconductor film.
  • the present invention is characterized in that in a film formation apparatus including a plurality of film formation chambers, steps from formation of a base film to formation of a silicon oxide film as a protective film for addition of an impurity element to give a p-type into an n-channel TFT are continuously conducted without being exposed to a clean room atmosphere.
  • the present invention is characterized in that contamination of an interface of the respective films is prevented by using the film formation apparatus including the plurality of film formation chambers.
  • the present invention is characterized in that a washing room for removing a contaminant impurity on a surface of a film is provided for a laser apparatus, and steps from contaminant impurity removal of the surface of the film to laser annealing are continuously conducted.
  • the contaminant impurity removal of the surface of the film is carried out in such a manner that after washing is carried out by pure water dissolving ozone therein, an acid solution containing fluorine is used to etch the surface of the film very slightly.
  • a very thin oxide film is formed on the surface of a first film by ozone, and a contaminant impurity adsorbed on the surface of the first film, together with the very thin oxide film, can be subsequently removed by using the acid solution containing fluorine.
  • the surface of the first film is changed to be hydrophilic by oxidizing the surface with ozone, and a cleaning effect is improved.
  • hydrofluoric acid dilute hydrofluoric acid, ammonium fluoride, buffered hydrofluoric acid (mixed solution of hydrofluoric acid and ammonium fluoride), mixed solution of hydrofluoric acid and hydrogen peroxide water, or the like can be used.
  • the semiconductor device of the present invention is characterized in that a spin type washer is provided in a washing chamber, and pure water in which ozone is dissolved and an acid solution containing fluorine are used as a washing liquid, so that the contaminant impurity on the surface of the film constituting the TFT is removed.
  • the present invention is characterized in that after boron (B) as an impurity element to give a p-type is added to an amorphous semiconductor film in an n-channel TFT, crystallization is carried out.
  • FIG. 1 is a view showing a film formation apparatus including a plurality of film formation chambers
  • FIG. 2 is a view showing a laser apparatus with a washer
  • FIG. 3 is a sectional view of the laser apparatus
  • FIG. 4 is a view showing an apparatus for manufacturing a semiconductor device including a plurality of treating units
  • FIGS. 5A to 5 C are sectional views of a TFT of embodiment 1;
  • FIGS. 6A to 6 C are sectional views of a TFT of embodiment 2;
  • FIGS. 7A to 7 C are sectional views of the TFT of the embodiment 1;
  • FIGS. 8A to 8 C are sectional views of the TFT of the embodiment 1;
  • FIGS. 9A and 9B are sectional views of the TFT of the embodiment 1;
  • FIGS. 10 is a top view of a pixel portion of an active matrix substrate fabricated in the embodiment 1;
  • FIGS. 11A and 11B are a top view and a sectional view of an EL display panel of embodiment 5;
  • FIGS. 12A and 12B are sectional views showing EL display panels of the embodiment 5;
  • FIG. 13 is a top view showing the EL display panel of the embodiment 5;
  • FIGS. 14A to 14 F are views showing various semiconductor devices of embodiment 6;
  • FIGS. 15A to 15 D are views showing various semiconductor devices of the embodiment 6;
  • FIGS. 16A to 16 C are views showing various semiconductor devices of the embodiment 6;
  • FIG. 17 is a sectional view of a TFT of embodiment 1;
  • FIGS. 18A to 18 D are sectional views of a TFT of embodiment 4.
  • FIGS. 19A to 19 C are sectional views of the TFT of the embodiment 4.
  • FIGS. 20A to 20 C are sectional views of the TFT of the embodiment 4.
  • FIG. 1 shows a film formation apparatus including a plurality of film formation chambers.
  • This film formation apparatus includes loader/unloader chambers 101 and 102 , a transfer chamber 107 , a transfer robot 108 , and film formation chambers 103 to 106 .
  • Exhaust systems 101 p , 102 p and 107 p for evacuating the respective chambers are provided for the loader/unloader chambers and the transfer chamber, and lines 103 g to 106 g for introducing gases used for film formation and exhaust systems 103 p to 106 p are provided for the film formation chambers.
  • the formation of respective films is carried out in the respective film formation chambers.
  • the formation of a base film is carried out in the first film formation chamber 103 , and next, the formation of an amorphous semiconductor film is carried out in the second film formation chamber 104 , and next, a catalytic element for promoting crystallization of the amorphous semiconductor film is added in the third film formation chamber 105 , and finally, the formation of a protective film for addition of an impurity element to give a p-type into an n-channel TFT is carried out in the fourth film formation chamber 106 .
  • As the protective film a silicon oxide film, a silicon nitride oxide film or the like may be used.
  • any forming means such as a plasma CVD method, a thermal CVD method, a low pressure CVD method, an evaporation method, or a sputtering method can be used.
  • crystallization is made by addition of the catalytic element to the amorphous semiconductor film. Accordingly, although crystallization becomes possible by a heat treatment at 500 to 600° C., if laser annealing is further carried out, a crystallization rate is raised.
  • FIG. 2 shows a laser apparatus with a washer.
  • This apparatus includes a loader/unloader chamber 201 , a washing chamber 204 , and a laser apparatus 206 .
  • a spin type washer 205 is placed in the washing chamber 204 .
  • introduction means of a gas such as nitrogen or argon
  • introduction means of an etching solution and pure water and exhaust means.
  • the laser apparatus 206 includes a treatment chamber 207 , introduction means 209 of a gas such as nitrogen or argon, exhaust means 210 , a laser oscillator 208 , and the like.
  • the laser apparatus 206 is separately shown in FIG. 3.
  • the treatment chamber 301 is provided with exhaust means 302 and gas introduction means 303 .
  • An optical system includes a beam homogenizer 307 made of a cylindrical lens array, a cylindrical lens 308 , a mirror 309 , a doublet cylindrical lens 310 , and the like.
  • the laser oscillator 306 and the optical system are disposed at the outside of the treatment chamber.
  • a substrate set in the loader/unloader chamber 201 is transferred to the washing chamber 204 by the transfer robot 203 in the transfer chamber 202 and is subjected to a washing treatment.
  • the substrate 300 subjected to the washing treatment is put on a stage 304 moving on a rail 305 , and is subjected to a laser treatment.
  • a laser a pulse oscillation type or continuous-wave excimer laser, a YAG laser or the like can be used.
  • the laser treatment can be carried out under atmospheric pressure or low pressure.
  • the contaminant impurity in this constitution is made of one element or a plurality of elements existing in the atmosphere. Especially, the contaminant impurity is made of one element or a plurality of elements selected from B, Na, K, Mg, and Ca.
  • FIG. 4 shows an apparatus for manufacturing a semiconductor device in which film formation chambers 402 to 404 , a laser apparatus 405 , and a doping apparatus 408 are connected with one another through a transfer chamber 410 .
  • Exhaust systems 401 p and 410 p for evacuating the respective chambers are provided for a loader/unloader chamber 401 and the transfer chamber 410 .
  • Lines 402 g to 404 g for introducing gases used for film formation and exhaust systems 402 p to 404 p are provided for the film formation chambers.
  • a substrate is set in the loader/unloader chamber 401 .
  • the set substrate is transferred to the respective treatment chambers by a transfer robot 411 .
  • the formation of a base film is carried out in the first film formation chamber 402 .
  • an amorphous semiconductor film is formed in the second film formation chamber 403 .
  • a first laser annealing is carried out by the laser apparatus 405 . It is known that a doped amorphous semiconductor film is difficult to crystallize by laser annealing. Thus, the first annealing is carried out to advance crystallization to a certain degree.
  • the laser apparatus 405 includes a treatment chamber 406 , introduction means 406 g of a gas such as nitrogen or argon, exhaust means 406 p , a laser oscillator 407 , and the like.
  • any forming means such as a plasma CVD method, a thermal CVD method, a low pressure CVD method, an evaporation method, or a sputtering method can be used.
  • the impurity element to give the p-type is added using a doping apparatus in order to control the threshold voltage (Vth) of the n-channel TFT.
  • the doping apparatus 408 indicates an ion doping apparatus, and includes an ion generation chamber 412 , a treatment chamber 409 , introduction means 412 g of a gas to be used, exhaust means 409 p , and the like.
  • an element in the Group 13 of the periodic table such as boron (B), aluminum (Al), or gallium (Ga), is known.
  • a second laser treatment is carried out to make crystallization by the laser apparatus without removing the protective film.
  • Embodiments of the present invention will be described with reference to FIGS. 5A to 5 C, FIGS. 7A to 10 , and FIG. 17.
  • a description will be made of a manufacturing method of simultaneously forming, on the same substrate, a pixel portion and TFTs (n-channel TFT and p-channel TFT) of a driver circuit formed in the periphery of the pixel portion, is described in detail.
  • a substrate 500 As a substrate 500 , a glass substrate, a quartz substrate, a ceramic substrate, or the like may be used. Also, a silicon substrate, a metallic substrate, or a stainless substrate on which an insulating film is formed may be used. A plastic substrate having heat resistance to a process temperature of this embodiment may also be used.
  • a base film 501 is formed from an insulating film such as a silicon oxide film, a silicon nitride film or a silicon oxynitride film on a substrate 500 .
  • an insulating film such as a silicon oxide film, a silicon nitride film or a silicon oxynitride film on a substrate 500 .
  • a two-layer structure is used as the base film 501 .
  • a single-layer film or a lamination structure consisting of two or more layers of the insulating film may be used.
  • As a first layer and a second layer of the base film 501 are continuously formed in a first film formation chamber by a plasma CVD method.
  • a silicon oxynitride film 501 a is formed into a thickness of from 50 to 100 nm using SiH 4 , NH 3 , and N 2 O as reaction gases. Then, as a second layer of the base film 501 , a silicon oxynitride film 501 b is formed into a thickness of from 100 to 150 nm using SiH 4 , and N 2 O as reaction gases.
  • an amorphous semiconductor film 502 is formed on the base film 501 in a second film formation chamber.
  • the amorphous semiconductor film is formed into a thickness of from 30 to 60 nm.
  • amorphous silicon film is formed by a plasma CVD method using SiH 4 gas.
  • the base film and the amorphous semiconductor film can be formed by the same method, and therefore the base film 501 and the amorphous semiconductor film 502 can be formed continuously.
  • Ni is added to the amorphous silicon film 502 in a third film formation chamber.
  • An electrode containing Ni as a material is attached by a plasm CVD method, and plasma is erected by introducing a gas such as argon to add Ni.
  • a gas such as argon
  • an extremely thin film of Ni may be formed by evaporation or sputtering.
  • a protective film 504 is formed in a fourth film formation chamber.
  • the protective film silicon oxide film, silicon oxynitride film, or the like is preferably used.
  • a dense film such as a silicon oxide film is not preferably used, because hydrogen hardly penetrates therethrough.
  • TEOS tetraethyl orthosilicate
  • O 2 are mixed to form a silicon oxide film with a thickness of from 100 to 150 nm by a plasma CVD method.
  • an impurity element imparting p-type is added thereto (FIG. 5B).
  • impurity elements imparting a p-type to a semiconductor include boron (B), aluminum (Al), gallium (Ga), etc., belonging to the Group 13 of periodic table. In this embodiment, boron (B) is added thereto.
  • a dehydrogenation process 500° C. for 1 hour
  • a thermal crystallization process 550° C. for 4 hours
  • a known thermal crystallization process may be performed without adding a catalyst element such as Ni.
  • the silicon oxide film as the protective film is removed by using an etching solution such as fluoric acid.
  • washing and laser annealing are continuously performed (FIG. 5C).
  • an acid solution containing pure water dissolving ozone therein and fluorine is used, with the result that the contaminant impurity attached to the coated surface can be removed together with an extremely thin oxide film, which is formed upon carrying out the washing with water dissolving ozone therein.
  • the pure water dissolving ozone therein there is employed a method such as electrolyzing pure water, or directly dissolving ozone gas into the pure water.
  • the concentration of ozone is preferably set as 6 mg/L or more to be used. Note that a rotation speed of a spinning apparatus or a time condition thereof is appropriately determined to an optimum condition on the basis of an area of substrate, coating material, or the like.
  • Laser annealing may be performed in such a manner that laser light irradiated from a laser oscillator is condensed into a linear shape by an optical system to emit it to the semiconductor film.
  • the condition of crystallization may appropriately be selected by an operator.
  • a crystalline semiconductor film 505 is patterned into a desired shape, and then an island-like semiconductor layers 506 to 510 are formed by dry etching.
  • a gate insulating film 511 for covering the island-like semiconductor layers 506 to 510 is formed.
  • the gate insulating film 511 is formed by a plasma CVD method or a sputtering method, and the film thickness thereof is set as 40 to 150 nm using an insulating film containing silicon.
  • the gate insulating film is not limited to the silicon oxynitride film, an another insulating film containing silicon may be formed into a single layer or a lamination structure.
  • the silicon oxide film when used, it can be formed by plasma CVD in which TEOS (tetraethyl orthosilicate) and O 2 are mixed, with a reaction pressure of 40 Pa, a substrate temperature of from 300 to 400° C., and discharged at a high frequency (13.56 MHz) power density of 0.5 to 0.8 W/cm 2 .
  • TEOS tetraethyl orthosilicate
  • O 2 oxygen-silyl oxide
  • Good characteristics as the gate insulating film can be obtained in the silicon oxide film thus manufactured by subsequent thermal annealing at 400 to 500° C.
  • a first conductive film 512 (TaN) and a second conductive film (W) 513 are formed into lamination to have a film thickness of from 20 to 100 nm and 100 to 400 nm, respectively.
  • the conductive films may be formed of an element selected from Ta, W, Ti, Mo, Al, and Cu, or an alloy material or a compound material containing the above elements as the main component.
  • a semiconductor film typified by a polycrystalline silicon film doped with an impurity element such as phosphorus may be used.
  • any combination may be employed such as a combination in which the first conductive film is formed of tantalum (Ta) and the second conductive film is formed of W, a combination in which the first conductive film is formed of tantalum nitride (TaN) and the second conductive film is formed of Al, or a combination in which the first conductive film is formed of tantalum nitride (TaN) and the second conductive film is formed of Cu.
  • masks 514 to 519 consisting of resist are formed by using a photolithography method, and a first etching process for forming electrodes and wirings is carried out.
  • an ICP (inductively coupled plasma) etching method is used, in which CF 4 , Cl 2 , and O 2 are used as the etching gases, a gas flowing rate of each gas is set as 25/25/10 (sccm), and an RF (13.56 MHz) power of 500 W is applied to a coil type electrode under a pressure of 1 Pa to generate plasma.
  • etching is performed.
  • An RF (13.56 MHz) power of 150 W is also applied to the side of the substrate (sample stage) and a substantially negative self bias voltage is applied thereto. Based on this first etching condition, the W film is etched to make an end portion of the first conductive layer into a tapered shape.
  • the etching condition is changed into a second etching condition, and the etching is performed, without removing masks 514 to 519 consisting of resist, in which CF 4 and Cl 2 are used as the etching gases, a gas flowing rate of each gas is set as 30/30 (sccm), and an RF (13.56 MHz) power of 500 W is applied to a coil type electrode under a pressure of 1 Pa to generate plasma.
  • the etching is performed about 30 seconds.
  • An RF (13.56 MHz) power of 20 W is also applied to the side of the substrate (sample stage) and a substantially negative self bias voltage is applied thereto.
  • the W film and the TaN film are etched in the same degree. Note that, in order to perform the etching without leaving a residue on the gate insulating film, it is appropriate that an etching time is increased by a rate on the order of 10 to 20%.
  • first shape conductive layers 521 to 526 consisting of the first conductive layers and the second conductive layers (the first conductive layers 521 a to 526 a and the second conductive layers 521 b to 526 b ) are formed by the first etching process.
  • Reference numeral 520 denotes a gate insulating film, and regions which are not covered with the first shape conductive layers 521 to 526 are etched by about 20 to 50 nm so that thinned regions are formed.
  • a first doping process is performed without removing the masks consisting of resist, and an impurity element imparting an n-type is added to the semiconductor layer (FIG. 7C).
  • Doping may be performed by ion doping or ion implanting.
  • the condition of the ion doping method is such that a dosage is 1 ⁇ 10 13 to 5 ⁇ 10 15 atoms/cm 2 , and an acceleration voltage is 60 to 100 keV.
  • the impurity element imparting the n-type an element belonging to the Group 15, typically phosphorus (P) or arsenic (As) may be used.
  • the conductive layers 521 to 525 become masks to the impurity element imparting the n-type, and first impurity regions 527 to 531 are formed in a self aligning manner.
  • the impurity element imparting the n-type in the concentration range of 1 ⁇ 10 20 to 1 ⁇ 10 21 atoms/cm 3 is added to the first impurity regions 527 to 531 .
  • a second etching process is performed without removing the masks consisting of resist.
  • etching gases CF 4 , Cl 2 , and O 2 are used as the etching gases, a gas flowing rate of each gas is set as 25/25/10 (sccm), and an RF (13.56 MHz) power of 500 W is applied to a coil type electrode under a pressure of 1 Pa to generate plasma.
  • the etching is performed about 20 seconds.
  • An RF (13.56 MHz) power of 20 W is also applied to the side of the substrate (sample stage) and a low self bias voltage as compared with the first etching process is applied thereto.
  • the W film is etched.
  • the W film is anisotropically etched to form second shape conductive layers 533 to 538 .
  • a second doping process is performed without removing the masks consisting of resist.
  • a dosage is made lower than that of the first doping process, and an impurity element imparting the n-type is doped under the condition of a higher acceleration voltage.
  • an acceleration voltage is set as 70 to 120 keV, 90 keV in this embodiment, and the process is carried out at a dosage of 3.5 ⁇ 10 12 atoms/cm 2 .
  • new impurity regions are formed on the semiconductor layer inside the first impurity regions formed in FIG. 7C.
  • the doping is performed in such a manner that the second shape conductive layers 533 to 537 are used as the masks to the impurity element, and the impurity element is added so that the impurity element is also added to the semiconductor layer under the second conductive layers 533 a to 537 a.
  • second impurity regions 539 to 543 overlapping with the second conductive layers 533 a to 537 a and first impurity regions 550 to 554 are formed.
  • the impurity element imparting the n-type is made to have a concentration of from 1 ⁇ 10 17 to 1 ⁇ 10 19 atoms/cm 3 in the second impurity regions.
  • etching of the gate insulating film is performed without removing the masks consisting of resist.
  • the second conductive layers 533 a to 538 a are simultaneously etched, with the result that third shape conducive layers 544 to 549 are formed.
  • the second impurity regions can be distinguished between regions overlapping with the second conductive layers 544 a to 548 a and regions not overlapping therewith.
  • the impurity regions 558 to 563 are formed by ion doping using diborane (B 2 H 6 ).
  • the semi-conductive layer forming the n-channel TFT is covered with masks 555 to 557 consisting of resist.
  • the impurity regions 558 to 563 are doped with phosphorus in different concentrations, respectively.
  • doping is performed so that the concentration of the impurity imparting the p-channel in any of the regions falls within the range of 2 ⁇ 10 20 to 2 ⁇ 10 21 atoms/cm 3 , with the result that the regions function as source and drain regions of the p-channel TFT, which causes no problem.
  • the impurity regions are formed in the respective semiconductor layers.
  • the third shape conductive layers 544 to 548 overlapping with the semiconductor layers function as gate electrodes.
  • the layer 549 functions as a source wiring, and the layer 548 functions as a second electrode for forming a storage capacitor.
  • first interlayer insulating film 564 covering the whole surface is formed.
  • This first interlayer insulating film 564 is formed from an insulating film containing silicon by a plasma CVD method or a sputtering method into a thickness of from 100 to 200 nm.
  • a silicon oxynitride film with a film thickness of 150 nm is formed by the plasma CVD method.
  • the first interlayer insulating film 564 is not particularly limited to the silicon oxynitride film, but an insulating film containing another silicon may be formed into a single layer or a lamination structure.
  • a step of activating the impurity elements added to the respective semiconductor layers is carried out by a thermal annealing method using a furnace annealing oven.
  • the thermal annealing may be performed in a nitrogen atmosphere having an oxygen content of 1 ppm or less, preferably 0.1 ppm or less and at 400 to 700° C., typically 500 to 550° C.
  • a laser annealing method, or a rapid thermal annealing method (RTA method) can be applied thereto.
  • an activation process may be performed before forming the first interlayer insulating film 564 .
  • the activation process is performed after an interlayer insulating film (containing silicon as its main ingredient, for example, silicon nitride film) is formed to protect the wiring or the like as in this embodiment.
  • heat treatment at 300 to 550° C. for 1 to 12 hours is performed in an atmosphere containing hydrogen of 3 to 100% to perform a step of hydrogenating the semiconductor layers.
  • This step is a step of terminating dangling bonds in the semiconductor layer by thermally excited hydrogen.
  • plasma hydrogenation using hydrogen excited by plasma may be carried out.
  • a second interlayer insulating film 565 made of an organic insulating material is formed on the first interlayer insulating film 564 . Then, patterning is performed for forming a contact hole reaching the source wiring 549 and the contact holes reaching the respective impurity regions 550 , 552 , 553 , 558 , and 561 .
  • a pixel electrode 574 In a pixel portion 707 , a pixel electrode 574 , a gate conductive film 573 , and a connection electrode 572 are formed (FIG. 9B).
  • the source wiring 549 is electrically connected to a pixel TFT 704 .
  • the gate conductive film 573 is electrically connected to the first electrode (third shape conductive layer 547 ).
  • the pixel electrode 574 is electrically connected to the drain region of the pixel TFT, and further connected to the semiconductor layer which functions as one of electrodes forming a storage capacitor.
  • a film containing Al or Ag as the main component a lamination film thereof or the like is preferably used, which has excellent reflection property.
  • the driving circuit 706 including an n-channel TFT 701 , a p-channel TFT 702 , and an n-channel TFT 703 , and the pixel portion 707 including the pixel TFT 704 and a storage capacitor 705 can be formed on the same substrate.
  • a substrate is called an active matrix substrate for convenience.
  • the n-channel TFT 701 of the driving circuit 706 includes a channel forming region 575 , the third impurity region 539 b (GOLD region) overlapping with the third shape conductive layer 544 forming the gate electrode, the second impurity region 539 a (LDD region) formed outside the gate electrode, and the first impurity region 550 functioning as a source region or a drain region.
  • the p-channel TFT 702 includes a channel forming region 576 , a fourth impurity region 560 overlapping with the third shape conductive layer 545 forming the gate electrode, a fourth impurity region 559 formed outside the gate electrode, and the fourth impurity region 558 functioning as a source region or a drain region.
  • the n-channel TFT 703 includes a channel forming region 577 , the third impurity region 541 b (GOLD region) overlapping with the third shape conductive layer 546 forming the gate electrode, a second impurity region 541 a (LDD region) formed outside the gate electrode, and the first impurity region 552 functioning as a source region or a drain region.
  • the third impurity region 541 b GOLD region
  • LDD region second impurity region formed outside the gate electrode
  • the first impurity region 552 functioning as a source region or a drain region.
  • the pixel TFT 704 of the pixel portion includes a channel forming region 578 , the third impurity region 542 b (GOLD region) overlapping with the third shape conductive layer 547 forming the gate electrode, a second impurity region 542 a (LDD region) formed outside the gate electrode, and the first impurity region 553 functioning as a source region or a drain region.
  • an impurity element imparting p-type is added to the respective semiconductor layers 561 to 563 functioning as one of electrodes of the storage capacitor 705 at the same concentration with the fourth impurity region.
  • the storage capacitor 705 is formed mainly from the second electrode 548 and the semiconductor layers 561 to 563 using the insulating film (the same film with the gate insulating film) as a dielectric member.
  • FIG. 10 A top view of the pixel portion of the active matrix substrate manufactured in this embodiment is shown in FIG. 10. Note that the same reference numerals are used to indicate parts corresponding FIGS. 5A to 5 C and FIGS. 7A to 10 .
  • a dash line A-A′ in FIG. 10 corresponds to a sectional view taken along the line A-A′ in FIG. 9B.
  • a dash line B-B′ in FIG. 10 corresponds to a sectional view taken along the line B-B′ in FIG. 9B.
  • the active matrix substrate having a pixel structure has a feature such that the first electrode 547 a part of which functions as the gate electrode and a gate wiring 573 are formed on the different layers so that the light shielding of the semiconductor layers are performed by the gate wiring 573 .
  • an end portion of the pixel electrode is formed by arranging it so as to overlap with the source wiring so that the gap between the pixel electrodes is shielded from light without using a black matrix.
  • the surface of the pixel electrode in accordance with this embodiment is made uneven by a known method such as a, sand plaster method or an etching method, and a whitening degree is increased by scattering the reflection light, while preventing a mirror-reflection.
  • a pixel electrode having a larger area may be arranged, thereby capable of improving an aperture ratio.
  • the number of photo masks needed for the manufacture of the active matrix substrate may be made into five pieces (a patterning mask of semiconductor layers 578 , and 579 , and a patterning mask of a first wiring (including the first electrode 547 , the second electrode 548 , and the source wiring 549 )), a patterning mask for forming a source region and a drain region of a p-type TFT, and a patterning mask of a second wiring (including the pixel electrodes 574 , and 581 , the connection electrode 572 , and the gate wiring 573 ).
  • a patterning mask of semiconductor layers 578 , and 579 and a patterning mask of a first wiring (including the first electrode 547 , the second electrode 548 , and the source wiring 549 ))
  • a patterning mask for forming a source region and a drain region of a p-type TFT including the pixel electrodes 574 , and 581 , the connection electrode 572 , and the gate wiring 573 .
  • FIG. 17 shows a cross section of an active matrix substrate that is suitable for a transmission type liquid crystal display device.
  • the manufacturing process until the formation of the second interlayer film is the same as that of the reflection type described above.
  • a transparent conductive film is formed on the second interlayer film.
  • a patterning is performed for the formation of a transparent conductive film layer 582 .
  • a compound of indium oxide and tin oxide or a compound of indium oxide and zinc oxide may be used.
  • wirings 566 to 571 each electrically connected to the first impurity region or the fourth impurity region are formed.
  • those wirings are formed by patterning the lamination film of Ti film having a film thickness of 50 nm and an alloy film (alloy film of Al and Ti) having a film thickness of 500 nm.
  • pixel electrodes 583 and 584 a gate electrode 573 , and a connection electrode 572 are formed.
  • the active matrix substrate that is suitable for the transmission type liquid crystal display device can be formed by increasing the number of. masks by one.
  • the same manufacturing process may be performed similarly as in Embodiment 1.
  • dehydrogenation of the amorphous silicon film 500° C. for 1 hour
  • the subsequent thermal crystallization 550° C. for 4 hours
  • the thermal crystallization may be performed by a known method without adding a catalyst element such as Ni.
  • an impurity element imparting the p-type is then added thereto.
  • an impurity element that imparts the ptype to the semiconductor layer boron (B), aluminum (Al), gallium (Ga), etc., belonging to the Group 13 of periodic table are known. In this embodiment, boron (B) is added thereto.
  • FIGS. 6A to 6 C Another embodiment of the present invention will be described with reference to FIGS. 6A to 6 C.
  • This embodiment is an example characterized in that a continuous processing from the formation of the base film until the laser crystallization is performed.
  • a substrate 600 As a substrate 600 , a glass substrate, a quartz substrate, a ceramic substrate or the like may be used. A silicon substrate, a metallic substrate or a stainless substrate having an insulating film formed on the surface of the substrate may also be used. In addition, a plastic substrate having heat resistance to a process temperature of this embodiment may be used.
  • a base film 601 consisting of an insulating film such as a silicon oxide film, a silicon nitride film or a silicon oxynitride film is formed on the substrate 600 .
  • an insulating film such as a silicon oxide film, a silicon nitride film or a silicon oxynitride film
  • two-layer structure is used for the base film 601 .
  • a single layer or a lamination structure consisting of two or more layers of the insulating film described above may be used.
  • the first layer and the second layer of the base film 601 are continuously formed in a first film formation chamber by a plasma CVD method.
  • a silicon oxynitride film 601 a is formed into a thickness of from 50 to 100 nm using as reaction gases SiH 4 , NH 3 , and N 2 O. Then, as the second layer of the base film 601 , a silicon oxynitride film 601 b which is formed by using as reaction gases SiH 4 and N 2 O, is formed into a lamination with a thickness of from 100 to 150 nm.
  • an amorphous semiconductor film 602 is formed on the base film 601 in a second film formation chamber.
  • the amorphous semiconductor film is formed into a thickness of from 30 to 60 nm.
  • the material of the amorphous semiconductor film is not particularly limited, but is preferably formed from silicon, a silicon germanium (SiGe) alloy, or the like.
  • the amorphous silicon film is formed using SiH 4 gas by a plasma CVD method.
  • the base film and the amorphous semiconductor film can be formed by the same film formation method, and therefore the base film 601 and the amorphous semiconductor film 602 can be formed continuously.
  • a first laser annealing is performed by using a laser apparatus. It is recognized that it is difficult to crystallize by laser annealing the amorphous semiconductor film which has been subjected to doping. Therefore, the laser annealing is performed for the purpose of advancing the crystallization to some extent.
  • the conditions of the laser annealing may be appropriately determined by an operator.
  • a silicon oxide film 604 as a protective film is formed in a third film formation chamber.
  • TEOS tetraethyl orthosilicate
  • O 2 tetraethyl orthosilicate
  • an impurity element imparting a p-type is added thereto by a doping apparatus (FIG. 6B).
  • a doping apparatus As an impurity element that imparts the p-type to the semiconductor layer, boron (B), aluminum (Al), gallium (Ga), etc., belonging to the Group 13 of periodic table are known. In this embodiment, boron (B) is added thereto.
  • crystallization of the semiconductor film 603 is performed by a laser apparatus without removing the silicon oxide film 604 as the protective film.
  • the conditions of this crystallization may appropriately be determined by an operator.
  • the silicon oxide film 604 as the protective film is removed (FIG. 6C).
  • a substrate 1801 consisting of glass such as barium borosilicate glass or aluminum borosilicate, represented by such as Corning #7059 glass and #1737 glass
  • gate electrodes 1802 to 1804 are formed from a conductive film containing one or plural kinds of components preferably selected from molybdenum (Mo), tungsten (W), and tantalum (Ta).
  • Mo molybdenum
  • W tungsten
  • Ta tantalum
  • an alloy of Mo and W is suitable.
  • the surface is subjected to oxidizing treatment to form a gate electrode using aluminum.
  • the gate electrode formed by using the first photo mask is formed into a thickness of from 200 to 400 nm, preferably 250 nm, and to enhance the coating property (step coverage) of a coating film formed on the upper layer of the gate electrode, an end portion of the coating film is formed into a taper shape.
  • the tapered portion is formed so that an angle of the tapered portion becomes 5 to 30°, preferably 15 to 25°.
  • the tapered portion is formed by a dry etching method, and the angle of the tapered portion is adjusted by an etching gas and a bias voltage applied to a substrate side.
  • the first insulating layer 1808 is formed by a plasma CVD method or a sputtering method into a thickness of from 40 to 200 nm using an insulating film containing silicon.
  • the first insulating layer 1808 is formed from a silicon nitride film 1808 a having a film thickness of 50 nm and a silicon oxide film 1808 b having a film thickness of 120 nm.
  • a silicon oxynitride film (SiO x N y ) formed from SiH 4 , N 2 O, and NH 3 by the plasma CVD method may be used.
  • the first insulating layer 1808 is used as the gate insulating film by forming a semiconductor layer on the upper layer. However, the first insulating layer 1808 also functions as a blocking layer for preventing an impurity such as alkali metal from diffusing from the substrate 1801 to the semiconductor layer.
  • a crystalline semiconductor film 1809 is formed into a thickness of from 30 to 100 nm, preferably 40 to 60 nm on the first insulating layer 1808 .
  • the crystalline semiconductor film may be formed by any one of the methods described in Embodiments 1, 2 and 3.
  • a semiconductor layer 1809 formed from a polycrystalline semiconductor is formed into a predetermined pattern using a second photo mask.
  • FIG. 18C shows semiconductor layers 1810 to 1813 divided into an island shape. The semiconductor layers 1810 to 1812 are formed so as to partially overlap with gate electrodes 1802 and 1804 .
  • an insulating film made from silicon oxide or silicon nitride is formed into a thickness of from 100 to 200 nm on the divided semiconductor layers 1810 to 1813 .
  • a third insulating layers 1814 to 1818 as channel protecting films are formed on the semiconductor layers 1810 to 1813 in a self aligning manner by an exposure process from the back surface using as masks the gate electrodes.
  • a first doping step for forming LDD regions of n-channel TFT is performed.
  • An ion doping method or an ion implanting method may be used as the doping method.
  • Phosphorus(P) is added as an n-type impurity (donor), and the first impurity regions 1819 to 1822 , which are formed using as masks the third insulating layers 1814 to 1818 , are formed.
  • the concentrations of the donors in these regions are set between 1 ⁇ 10 16 to 2 ⁇ 10 17 /cm 3 .
  • a second doping step is a step of forming a source region and a drain region of the n-channel TFT, and as shown in FIG. 19A, masks 1823 to 1825 consisting of resist are formed using a third photo mask.
  • the masks 1824 and 1825 are formed so as to cover the LDD regions of the n-channel TFT, and a donor impurity is added to second impurity regions 1826 to 1828 within a concentration range of from 1 ⁇ 10 20 to 1 ⁇ 10 21 /cm 3 .
  • etching treatment is performed by fluoric acid under a state that the masks 1823 to 1825 are formed, to thereby remove the third insulating layers 1814 and 1818 .
  • the formation of a source region and a drain region of the p-channel TFT is performed by a third doping step, as shown in FIG. 19B, and a p-type impurity (acceptor) is added by an ion doping method or an ion implanting method to form third impurity regions 1830 and 1831 .
  • a mask 1829 is formed so as to cover n-channel TFTs. The concentrations of the p-type impurity in these regions is adjusted so as to fall within a range of from 2 ⁇ 10 20 to 2 ⁇ 10 21 /cm 3 .
  • a second insulating layer is formed on the semiconductor layer.
  • the second insulating layer is preferably formed from a plurality of insulating films.
  • a first layer 1832 of the second insulating layers formed on the semiconductor layer is made from an inorganic insulator consisting of a silicon nitride film or a silicon oxynitride film containing hydrogen into a thickness of from 50 to 200 nm.
  • an activation step for activating the impurities added to the respective semiconductor layers is performed. This step is performed by a thermal annealing method using an annealing furnace.
  • a laser annealing method or a rapid thermal annealing method may be used.
  • heat treatment is performed under a nitrogen atmosphere within a temperature range of from 400 to 600° C., typically 450 to 500° C. for 1 to 4 hours.
  • the activation of the impurity element is performed, and at the same time, hydrogen within a silicon nitride film or a silicon oxynitride film of the first layer 1832 of the second insulating layers is radiated, thereby being capable of hydrogenation of the semiconductor layer.
  • This step is a step of terminating by hydrogen a dangling bond of the semiconductor layer.
  • plasma hydrogenation (using hydrogen excited by plasma) may be performed before forming the first layer 1832 of the second insulating layer.
  • a second layer 1833 of the second insulating layers shown in FIG. 20A is formed from an organic insulating material such as polyimide or acrylic to level the surface thereof.
  • an organic insulating material such as polyimide or acrylic
  • a silicon oxide film formed by a plasma CVD method using TEOS (tetraethyl orthosilicate) may be used.
  • TEOS tetraethyl orthosilicate
  • connection electrode 1834 and source or drain wirings 1835 to 1837 are then formed in a driver circuit 1905 using a sixth photo mask and using aluminum (Al), titan (Ti), tantalum (Ta) or the like.
  • Al aluminum
  • Ti titan
  • Ta tantalum
  • a pixel electrode 1840 , a gate wiring 1839 , and a connection electrode 1838 are formed in a pixel portion 1906 .
  • the driver circuit having a p-channel TFT 1901 and an n-channel TFT 1902 and the pixel portion 1906 having a pixel TFT 1903 and a storage capacitor 1904 are formed on the same substrate.
  • a channel forming region 1907 and a source or a drain region 1908 made from the third impurity region are formed in the p-channel TFT 1901 of the driver circuit 1905 .
  • a channel forming region 1909 there are formed in an n-channel TFT 1902 .
  • an LDD region 1910 made from the first impurity region and a source or a drain region 1911 formed from the second impurity region.
  • the pixel TFT 1903 of the pixel portion 1906 has a multi-gate structure, and a channel forming region 1912 , an LDD region 1913 , and source or drain regions 1914 and 1916 are formed therein.
  • the second impurity region located between LDD regions is effective for lowering an off-current.
  • the storage capacitor 1904 is constructed of the capacitor wiring 1805 , the semiconductor layer 1813 , and the first insulating layer formed therebetween.
  • the source wiring 1807 is electrically connected to the source or drain region 1914 of the pixel TFT 1903 through the connection electrode 1838 .
  • the gate wiring 1839 is electrically connected to the first electrode 1804 .
  • the pixel electrode 1840 is connected to the source or drain region 1916 of the pixel TFT 1903 and to the semiconductor layer 1813 .
  • FIG. 20B is a drawing for explaining a contact portion of the gate electrode 1804 and the gate wiring 1839 .
  • the gate electrode 1804 serves also as one of the electrodes of the storage capacitor of the adjacent pixel, and a capacitor is formed by an overlapping portion between the gate electrode 1804 and the semiconductor layer connected to the pixel electrode 1845 .
  • FIG. 20C shows a positional relationship between the source wiring 1807 and the pixel electrode 1840 and the adjacent pixel electrode 1846 .
  • the end portion of the pixel electrode is formed on the source wiring 1807 to form an overlapping portion, thereby enhancing the shielding property by shielding stray light.
  • such a substrate is called an active matrix substrate for convenience.
  • One of the merits for forming a TFT into a reverse stagger type resides in that an LDD region overlapping with the gate electrode can be formed in the n-channel TFT in a self aligning manner by an exposure process from the back surface of the substrate, and in association with such a feature that the gate insulating film and the semiconductor layer can be formed continuously, the fluctuation of electrical characteristics of the TFT can be reduced.
  • the pixel structure shown in FIGS. 20A to 20 C is suitable for a reflection type liquid crystal display device. However, similar to Embodiment 1, if the transparent conductive film is used, the pixel structure suitable for a transmission type liquid crystal display device can be formed.
  • FIG. 11A is a top view of an EL display panel.
  • reference numeral 10 denotes a substrate
  • 11 denotes a pixel portion
  • 12 denotes a source side driver circuit
  • 13 denotes a gate-side driver circuit.
  • Each driver circuit is connected to an FPC 17 through wirings 14 to 16 so as to be connected to external equipment.
  • FIG. 11B shows a cross sectional structure of A-A′ of FIG. 11A.
  • the counter substrate 80 is provided at least on top of the pixel portion, preferably top of the driver circuits and the pixel portion.
  • the counter substrate 80 is attached to the active matrix substrate, on which TFTs and a self-emitting layer using EL materials are formed with a sealant 19 .
  • the sealant 19 is mixed with a filler (not shown in the figure), two substrates are attached together with the filler at equal spaces.
  • the outside of the sealant 19 and the top surface and the periphery portion of FPC 17 has a structure of being filled up by the sealant 81 .
  • materials of the sealant 81 silicone resin, epoxy resin, phenol resin and butyl rubber are used.
  • the TFT 22 for a driver circuit (CMOS circuit which is composed of n-channel type TFT and p-channel type TFT is shown here), and the TFT 23 for a pixel portion (only TFT controlling current to an EL element is shown here) are formed on a substrate 10 and a base film 21 .
  • CMOS circuit which is composed of n-channel type TFT and p-channel type TFT is shown here
  • TFT 23 for a pixel portion are formed on a substrate 10 and a base film 21 .
  • an interlayer insulating film (a flattening film) 26 made of resin material is formed on the source wiring, the drain wiring and a pixel electrode 27 made of a transparent conductive film, which is connected electrically to drain of the TFT 23 for a pixel portion, is formed thereon.
  • a transparent conductive film a compound of indium oxide and tin oxide (which is called as ITO), and a compound of indium oxide and zinc oxide can be used.
  • an insulating film 28 is formed, and an opening portion is formed on the pixel electrode 27 .
  • the self-emitting layer 29 may have a lamination structure including an appropriate combination of layers made of known EL materials (hole injection layer, hole transporting layer, light-emitting layer, electron transportation layer, or electron injection layer) or a single structure. Such a structure can be obtained by a known technique.
  • the EL material include a low molecular-weight material and polymer material. In the case of using a low molecular-weight material, vapor deposition is used. In the case of using a polymer material, a simple method such as spin coating, printing, and an ink jet method can be used.
  • the EL layer is formed by vapor deposition, ink jet method or dispenser method using a shadow mask.
  • a color display By forming light-emitting layers (red light-emitting layer, green-light emitting layer, and blue light-emitting layer) capable of emitting. light with different wavelengths on respective pixels, a color display can be performed.
  • a combination of a color conversion layer (CCM) and a color filter, or a combination of a white light-emitting layer and a color filter may be used. Needless to say, an EL display device emitting single color light can also be used.
  • a cathode 30 is formed thereon. It is desirable to remove moisture and oxygen present at an interface between the cathode 30 and the self-emitting layer 29 as much as possible. Thus, it is required to continuously form the self-emitting layer 29 and the cathode 30 in a vacuum, or to form the self-emitting layer 29 in an inactive atmosphere, and form the cathode 30 in a vacuum without exposing the self-emitting layer 29 to the outside air.
  • a film formation device of a multi-chamber system cluster tool system
  • the cathode 30 is connected to the wiring 16 in a region denoted by reference numeral 31 .
  • the wiring 16 is a power supply line for supplying a predetermined voltage to the cathode 30 , and is connected to the FPC 17 via anisotropic conductive paste material 32 .
  • a resin layer 80 is further formed on the FPC 17 so as to enhance adhesiveness in this portion.
  • the contact holes may be formed during etching of the interlayer insulating film 26 (during formation of a contact hole for a pixel electrode) or during etching of the insulating film 28 (during formation of an opening portion before forming the self-emitting layer). Furthermore, when the insulating film 28 is etched, the interlayer insulating film 26 may also be etched together. In this case, if the interlayer insulating film 26 and the insulating film 28 are made of the same resin material, the shape of the contact holes can be made fine.
  • the wiring 16 is electrically connected to the FPC 17 through a gap between the sealant 19 and the substrate 10 (the gap is filled with a sealant 81 ).
  • the wiring 16 other wirings 14 and 15 are also electrically connected to the FPC 17 through under the sealant 18 .
  • FIG. 12 shows a more detailed cross-sectional structure of the pixel portion.
  • FIG. 13 shows a top structure thereof.
  • a switching TFT 2402 provided on a substrate 2401 is formed according to the same structure of the pixel TFT 704 shown in FIG. 9B of Embodiment 1.
  • the TFT 2402 has a double-gate structure, however, it may have a triple gate structure, or a multi-gate structure having more gates.
  • the current controlling TFT 2403 has a structure that the LDD is provided overlapping with a gate electrode only at the drain side, and that capability of the current driver is enhanced by lowering the parasitic capacitance and the serial resistance between the gate and the drain.
  • the current controlling TFT functions as an element for controlling the amount of a current flowing through an EL element, so that the current controlling TFT 2403 is likely to be degraded by heat and hot carriers due to a large amount of current flowed therethrough. Therefore, an LDD region overlapping partly with a gate electrode, is provided on the current controlling TFT, thereby preventing the deterioration of TFT and enhancing the stability of the operation.
  • a drain wiring 35 of the switching TFT 2402 is electrically connected to a gate electrode 37 of the current controlling TFT by a wiring 36 .
  • a wiring 38 is a gate wiring electrically connected to gate electrodes 39 a and 39 b of the switching TFT 2402 .
  • the current controlling TFT 2403 has a single gate structure. However, it may have a multi-gate structure in which a plurality of TFTs are connected in series. Furthermore, it may also be possible that a plurality of TFTs are connected in parallel to substantially divide a channel formation region into a plurality of parts, so as to conduct highly efficient heat release. Such a structure is effective for preventing degradation due to heat.
  • a wiring to be the gate electrode 37 of the current controlling TFT 2403 overlaps a drain wiring 40 of the current controlling TFT 2403 via an insulating film in a region 2404 .
  • a capacitor is formed in the region 2404 .
  • the capacitor 2404 functions for holding a voltage applied to a gate of the current controlling TFT 2403 .
  • the drain wiring 40 is connected to a current supply line (power source line) 2501 so as to be always supplied with a constant voltage.
  • a first passivation film 41 is provided on the switching TFT 2402 and the current controlling TFT 2403 , and a flattening film 42 that is made of a resin insulating film is formed thereon. It is very important to flatten the step difference due to TFTs by using the flattening film 42 . The step difference may cause a light-emitting defect because the self-emitting layer to be formed later is very thin.
  • Reference numeral 43 denotes a pixel electrode (cathode of an EL element) that is made of a conductive film with high reflectivity and is electrically connected to the drain of the current controlling TFT 2403 .
  • a low resistant conductive film such as an aluminum alloy film, a copper alloy film, and a silver alloy film, or a lamination film thereof can be preferably used. Needless to say, a lamination structure with other conductive films may also be used.
  • a light-emitting layer 44 is formed in a groove (corresponding to a pixel) formed by banks 44 a and 44 b made of an insulating film (preferably resin).
  • organic EL material for the light-emitting layer, polyparaphenylene vinylene (PPV), polyvinyl carbazole (PVK), polyfluorene, a ⁇ -conjugate polymer material and so forth are used.
  • FIG. 12B shows a reversed structure of the self-emitting layer.
  • the current controlling TFT 2601 is formed same as the structure of p-channel TFT 702 shown in FIG. 9. See Embodiment 1 about the manufacturing process.
  • the transparent conductive film is used as a pixel electrode (anode) 50 in this embodiment.
  • a light-emitting layer 52 made of polyvinyl carbazole is formed by coating of a solution.
  • an electron injection layer 53 made of potassium acetyl acetonate (acacK), and a cathode 54 made of an aluminum alloy are formed on the light-emitting layer 52 .
  • the cathode 54 functions as a passivation film.
  • an EL element 2602 is formed.
  • light generated by the light-emitting layer 53 is irradiated toward the substrate on which a TFT is formed as represented by an arrow.
  • the current controlling TFT 2601 is formed of a p-channel TFT.
  • the TFTs formed by this invention can be used in a variety of electro-optical devices (typically, active matrix-type liquid crystal display, etc.). That is, the invention can be applied to every electronic equipment that incorporates the above electro-optical device and semiconductor circuit as parts.
  • electro-optical devices typically, active matrix-type liquid crystal display, etc.
  • Examples of the electronic equipment include video cameras, digital cameras, projectors (rear type or front type), head mount displays (goggle-type display), car navigation systems, car stereo systems, personal computers, portable data terminals (mobile computers, cellular phones, electronic books, etc.) and the like. Their examples are shown in FIGS. 14A to 16 C.
  • FIG. 14A illustrates a personal computer which includes a main body 1401 , a picture input unit 1402 , a display unit 1403 , a keyboard 1404 and the like.
  • the invention can be applied to the picture input unit 1402 , to the display unit 1403 and to any other signal control circuit.
  • FIG. 14B illustrates a video camera which includes a main body 1405 , a display unit 1406 , a voice input unit 1407 , operation switches 1408 , a battery 1409 , a receiving unit 1410 and the like.
  • the invention can be applied to the display unit 1406 and to any other signal control circuit.
  • FIG. 14C illustrates a mobile computer which includes a main body 1411 , a camera unit 1412 , a receiving unit 1413 , operation switches 1414 , a display unit 1415 and the like.
  • the invention can be applied to the display unit 1415 and to any other signal control circuit.
  • FIG. 14D illustrates a goggle-type display which includes a main body 1416 , a display unit 1417 , an arm unit 1418 and the like.
  • the invention can be applied to the display unit 1417 and to any other signal control circuit.
  • FIG. 14E illustrates a player using a recording medium (hereinafter referred to as recording medium) recording programs and including a main body 1419 , a display unit 1420 , a speaker unit 1421 , a recording medium 1422 , operation switches 1423 and the like.
  • the player uses DVD (digital versatile disc), CD, etc. as a recording medium, and makes it possible to listen to music, watch movies, play games and carry out communication through an internet.
  • the invention can be applied to the display unit 1420 and to any other signal control circuit.
  • FIG. 14F illustrates a digital camera which includes a main body 1424 , a display unit 1425 , an eyepiece 1426 , operation switches 1427 , a receiving unit (not shown) and the like.
  • the invention can be applied to the display unit 1425 and to any other signal control circuit.
  • FIG. 15A is a front-type projector which includes a projector unit 1501 , a screen 1502 and the like.
  • the invention can be applied to a liquid crystal display device 1514 constituting a portion of the projector device 1501 and to any other signal control circuit.
  • FIG. 15B is a rear-type projector which includes a main body 1503 , a projector unit 1504 , a mirror 1505 , a screen 1506 and the like.
  • the invention can be applied to a liquid crystal display device 1514 constituting a portion of the projector unit 1504 and to any other signal control circuit.
  • FIG. 15C is a view illustrating structures of the projector units 1501 and 1504 in FIGS. 15A and 15B.
  • the projector units 1501 and 1504 are constituted by a light source optical system 1507 , mirrors 1508 , 1510 to 1512 , dichroic mirrors 1509 , a prism 1513 , a liquid crystal display device 1514 , a phase difference plate 1515 , and a projection optical system 1516 .
  • the projection optical system 1516 is constituted by an optical system that includes a projection lens.
  • This Embodiment deals with the structure of a three-plate type which, however, is not to limit the invention and may, for example, be a single-plate type.
  • a person who implements the invention may suitably provide an optical system, such as an optical lens, a film having a polarizing function, a film for adjusting the phase difference or an IR film in the optical paths indicated by arrows in FIG. 15C.
  • FIG. 15D is a view illustrating a structure of the light source optical system 1507 in FIG. 15C.
  • the light source optical system 1507 is constituted by reflectors 1518 , a source of light 1519 , lens arrays 1520 , 1521 , a polarizer/conversion element 1522 and a focusing lens 1523 .
  • the light source optical system shown in FIG. 15D is only an example which in no way limits the invention.
  • a person who implements the invention may suitably provide an optical system, such as an optical lens, a film having a polarizing function, a film for adjusting the phase difference or an IR film in the optical paths of the source of light.
  • the projector shown in FIG. 15 uses an electro-optical device of the transmission type, and the electro-optical device of the reflection type is not diagramed here.
  • FIG. 16A illustrates a cellular telephone which includes a display panel 1601 , a operation panel 1602 , a connection portion 1603 , a sensor built-in display 1604 , a voice output portion 1605 , an operation key 1606 , a power source switch 1607 , a voice input portion 1608 and an antenna 1609 and the like.
  • the invention can be applied to the sensor built-in display 1604 , voice output unit 1605 , voice input unit 1608 and any other signal control circuit.
  • FIG. 16B illustrates a portable book (electronic dictionary) which includes a main body 1611 , a display unit 1612 , a storage medium 1613 , operation switches 1614 , an antenna 1615 and the like.
  • the invention can be applied to display units 1612 , a storage medium 1613 and any other signal circuit.
  • FIG. 16C illustrates a display which includes a main body 16126 a support plate 1617 , a display unit 1618 and the like.
  • the invention can be applied to the display unit 1614 .
  • the display of this invention is particularly advantageous when it is designed to have a large screen and when the diagonal is not smaller than 10 inches (particularly, not smaller than 30 inches).
  • the invention can be used over a very wide range and can be applied to electronic equipment of every field.
  • the contamination of the surface of a film constituting a TFT due to an atmosphere can be prevented, the fluctuation of TFT characteristics can be made low, and the reliability of the TFT can be improved. Besides, an uneven display of an EL display device which is greatly influenced by the fluctuation of TFT characteristics, because of current driving, can be reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
  • Liquid Crystal (AREA)
  • Cleaning Or Drying Semiconductors (AREA)

Abstract

Contamination of an interface of respective films constituting a TFT due to an contaminant impurity in a clean room atmosphere becomes a great factor to lower the reliability of the TFT. Besides, when an impurity is added to a crystalline semiconductor film, its crystal structure is broken. By using an apparatus for manufacturing a semiconductor device including a plurality of treatment chambers, a treatment can be made without being exposed to a clean room atmosphere in an interval between respective treatment steps, and it becomes possible to keep the interface of the respective films constituting the TFT clean. Besides, by carrying out crystallization after an impurity is added to an amorphous semiconductor film, the breakdown of the crystal structure of the crystalline semiconductor film is prevented.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a method of manufacturing a semiconductor device, such as a thin film transistor (hereinafter referred to as a TFT), using a crystalline semiconductor film formed on a substrate. The semiconductor device fabricated by the present invention includes not only an element such as a TFT or a MOS transistor, but also a liquid crystal display device, an EL (Electro Luminescence) display device, an EC (Electro Chromic) display device, an image sensor, or the like, each including a semiconductor circuit (microprocessor, signal processing circuit, high frequency circuit, etc.) constituted by insulated gate transistors. [0002]
  • 2. Description of the Related Art [0003]
  • At present, as a semiconductor element using a semiconductor film, a thin film transistor (hereinafter referred to as a TFT) is used for each integrated circuit, and is especially used as a switching element of an image display device. Further, a TFT using as an active layer a crystalline semiconductor film having higher mobility than an amorphous semiconductor film has high drive capability and is also used as an element of a driving circuit. [0004]
  • As a method of obtaining a crystalline semiconductor film, a thermal annealing method, a laser annealing method, or techniques disclosed in Japanese Patent Application Laid-Open No. Hei. 7-130652 and No. Hei. 8-78329 by the present assignee are well known. The technique disclosed in the publications uses a metal element (especially nickel (Ni)) for promoting crystallization of silicon to enable the formation of a crystalline silicon film having excellent crystallinity by a heat treatment at 500 to 600° C. for about 4 hours. [0005]
  • Reliability is regarded as most important in evaluation of a TFT. As a factor to lower the reliability, an impurity in the TFT (hereinafter, an impurity to lower the reliability of a TFT is called a contaminant impurity in the present specification) can be mentioned. The contaminant impurity is mixed in the TFT from various contaminating sources such as the air, a glass substrate, and a manufacturing apparatus. Particularly, that the contaminant impurity exists on an interface of films constituting the TFT is a great factor to damage the reliability of the TFT. [0006]
  • Besides, among things indicating electrical characteristics of a TFT, there is a threshold voltage (Vth). In general, there is a method of adding boron (B) as an impurity element to give a p-type into a crystalline semiconductor film in order to control the threshold voltage (Vth) of an n-channel TFT. [0007]
  • It is difficult to continuously conduct all steps of forming and treating respective films constituting a TFT. For example, a crystalline semiconductor film is obtained by using a method of crystallizing an amorphous semiconductor film by heat, laser light or the like. In general, a film formation apparatus and a furnace or a laser apparatus, for a heat treatment are respectively independent of each other. Besides, if a film formation apparatus is used, in which only one kind of film can be formed, though the apparatus includes a single or a plurality of film formation chambers, the surface of a substrate is exposed to a clean room atmosphere each time the film formation is made. Accordingly, it becomes necessary to provide a step of washing the surface of a film prior to a next treatment. However, the substrate is also exposed to the air atmosphere until it is put in the film formation apparatus from a washer. [0008]
  • A semiconductor device is generally fabricated in a clean room. In the clean room, although a filter is used to remove dirt, dust, contaminant substance or the like from the outer air to be taken in, a lot of contaminant impurities generated from the filter itself, especially boron (B) or a lot of contaminant impurities from a person working in the clean room, especially sodium (Na) exist in the clean room atmosphere. That is, the surface of the substrate is contaminated by merely exposing the substrate to the clean room atmosphere. [0009]
  • Besides, if an impurity is put in a regular crystal structure, the regular crystal structure is broken. That is, that the boron (B) to give a p-type is added to a crystalline semiconductor film in order to control a threshold voltage (Vth) breaks the crystal structure of the crystalline semiconductor film, and there is a possibility that the drive capability of the TFT is lowered. [0010]
    • SUMMARY OF THE INVENTION
  • An object of the present invention is to keep an interface of respective films constituting a TFT in a clean state without being contaminated by a contaminant impurity. [0011]
  • Another object of the present invention is to add an impurity element to give a p-type into an n-channel TFT without breaking the crystal structure of a crystalline semiconductor film. [0012]
  • In order to achieve the above object, the present invention is characterized in that in a film formation apparatus including a plurality of film formation chambers, steps from formation of a base film to formation of a silicon oxide film as a protective film for addition of an impurity element to give a p-type into an n-channel TFT are continuously conducted without being exposed to a clean room atmosphere. In other words, the present invention is characterized in that contamination of an interface of the respective films is prevented by using the film formation apparatus including the plurality of film formation chambers. [0013]
  • Besides, in order to achieve the above object, the present invention is characterized in that a washing room for removing a contaminant impurity on a surface of a film is provided for a laser apparatus, and steps from contaminant impurity removal of the surface of the film to laser annealing are continuously conducted. [0014]
  • In the above constitution, the contaminant impurity removal of the surface of the film is carried out in such a manner that after washing is carried out by pure water dissolving ozone therein, an acid solution containing fluorine is used to etch the surface of the film very slightly. [0015]
  • As means for carrying out etching very slightly, such a method is effective that a spin apparatus is used to spin a substrate, and the acid solution containing fluorine which is brought into contact with the surface of the film is scattered. [0016]
  • The reason why the pure water containing ozone is used is as follows: [0017]
  • (1) A very thin oxide film is formed on the surface of a first film by ozone, and a contaminant impurity adsorbed on the surface of the first film, together with the very thin oxide film, can be subsequently removed by using the acid solution containing fluorine. [0018]
  • (2) In the case where the first film is hydrophobic, the surface of the first film is changed to be hydrophilic by oxidizing the surface with ozone, and a cleaning effect is improved. [0019]
  • (3) A very small amount of carbide material existing in a clean room atmosphere can be removed through oxidation and decomposition by ozone. [0020]
  • As the acid solution containing fluorine, hydrofluoric acid, dilute hydrofluoric acid, ammonium fluoride, buffered hydrofluoric acid (mixed solution of hydrofluoric acid and ammonium fluoride), mixed solution of hydrofluoric acid and hydrogen peroxide water, or the like can be used. [0021]
  • Accordingly, the semiconductor device of the present invention is characterized in that a spin type washer is provided in a washing chamber, and pure water in which ozone is dissolved and an acid solution containing fluorine are used as a washing liquid, so that the contaminant impurity on the surface of the film constituting the TFT is removed. [0022]
  • Besides, in order to achieve the object with respect to the crystal structure breakdown, the present invention is characterized in that after boron (B) as an impurity element to give a p-type is added to an amorphous semiconductor film in an n-channel TFT, crystallization is carried out.[0023]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • In the accompany drawings: [0024]
  • FIG. 1 is a view showing a film formation apparatus including a plurality of film formation chambers; [0025]
  • FIG. 2 is a view showing a laser apparatus with a washer; [0026]
  • FIG. 3 is a sectional view of the laser apparatus; [0027]
  • FIG. 4 is a view showing an apparatus for manufacturing a semiconductor device including a plurality of treating units; [0028]
  • FIGS. 5A to [0029] 5C are sectional views of a TFT of embodiment 1;
  • FIGS. 6A to [0030] 6C are sectional views of a TFT of embodiment 2;
  • FIGS. 7A to [0031] 7C are sectional views of the TFT of the embodiment 1;
  • FIGS. 8A to [0032] 8C are sectional views of the TFT of the embodiment 1;
  • FIGS. 9A and 9B are sectional views of the TFT of the [0033] embodiment 1;
  • FIGS. [0034] 10 is a top view of a pixel portion of an active matrix substrate fabricated in the embodiment 1;
  • FIGS. 11A and 11B are a top view and a sectional view of an EL display panel of embodiment 5; [0035]
  • FIGS. 12A and 12B are sectional views showing EL display panels of the embodiment 5; [0036]
  • FIG. 13 is a top view showing the EL display panel of the embodiment 5; [0037]
  • FIGS. 14A to [0038] 14F are views showing various semiconductor devices of embodiment 6;
  • FIGS. 15A to [0039] 15D are views showing various semiconductor devices of the embodiment 6;
  • FIGS. 16A to [0040] 16C are views showing various semiconductor devices of the embodiment 6;
  • FIG. 17 is a sectional view of a TFT of [0041] embodiment 1;
  • FIGS. 18A to [0042] 18D are sectional views of a TFT of embodiment 4;
  • FIGS. 19A to [0043] 19C are sectional views of the TFT of the embodiment 4; and
  • FIGS. 20A to [0044] 20C are sectional views of the TFT of the embodiment 4.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Embodiment Modes of the present invention will be described with reference to FIGS. [0045] 1 to 4.
  • [Embodiment Mode 1][0046]
  • FIG. 1 shows a film formation apparatus including a plurality of film formation chambers. This film formation apparatus includes loader/[0047] unloader chambers 101 and 102, a transfer chamber 107, a transfer robot 108, and film formation chambers 103 to 106. Exhaust systems 101 p, 102 p and 107 p for evacuating the respective chambers are provided for the loader/unloader chambers and the transfer chamber, and lines 103 g to 106 g for introducing gases used for film formation and exhaust systems 103 p to 106 p are provided for the film formation chambers.
  • The formation of respective films is carried out in the respective film formation chambers. The formation of a base film is carried out in the first [0048] film formation chamber 103, and next, the formation of an amorphous semiconductor film is carried out in the second film formation chamber 104, and next, a catalytic element for promoting crystallization of the amorphous semiconductor film is added in the third film formation chamber 105, and finally, the formation of a protective film for addition of an impurity element to give a p-type into an n-channel TFT is carried out in the fourth film formation chamber 106. As the protective film, a silicon oxide film, a silicon nitride oxide film or the like may be used.
  • With respect to the films formed in the respective film formation chambers, any forming means such as a plasma CVD method, a thermal CVD method, a low pressure CVD method, an evaporation method, or a sputtering method can be used. [0049]
  • When a heat treatment is carried out after boron (B) as the impurity element to give the p-type is added to an amorphous semiconductor film of an n-channel TFT, boron becomes a part of crystal structure of a crystalline semiconductor film and crystallization occurs, so that breakdown of the crystal structure occurring in the prior art can be prevented. [0050]
  • In the present invention, crystallization is made by addition of the catalytic element to the amorphous semiconductor film. Accordingly, although crystallization becomes possible by a heat treatment at 500 to 600° C., if laser annealing is further carried out, a crystallization rate is raised. [0051]
  • FIG. 2 shows a laser apparatus with a washer. This apparatus includes a loader/[0052] unloader chamber 201, a washing chamber 204, and a laser apparatus 206. A spin type washer 205 is placed in the washing chamber 204. In the washing chamber 204, there are introduction means of a gas such as nitrogen or argon, introduction means of an etching solution and pure water, and exhaust means. The laser apparatus 206 includes a treatment chamber 207, introduction means 209 of a gas such as nitrogen or argon, exhaust means 210, a laser oscillator 208, and the like. The laser apparatus 206 is separately shown in FIG. 3. The treatment chamber 301 is provided with exhaust means 302 and gas introduction means 303. An optical system includes a beam homogenizer 307 made of a cylindrical lens array, a cylindrical lens 308, a mirror 309, a doublet cylindrical lens 310, and the like. The laser oscillator 306 and the optical system are disposed at the outside of the treatment chamber. A substrate set in the loader/unloader chamber 201 is transferred to the washing chamber 204 by the transfer robot 203 in the transfer chamber 202 and is subjected to a washing treatment. The substrate 300 subjected to the washing treatment is put on a stage 304 moving on a rail 305, and is subjected to a laser treatment. As a laser, a pulse oscillation type or continuous-wave excimer laser, a YAG laser or the like can be used. The laser treatment can be carried out under atmospheric pressure or low pressure.
  • The contaminant impurity in this constitution is made of one element or a plurality of elements existing in the atmosphere. Especially, the contaminant impurity is made of one element or a plurality of elements selected from B, Na, K, Mg, and Ca. [0053]
  • [Embodiment Mode 2][0054]
  • FIG. 4 shows an apparatus for manufacturing a semiconductor device in which [0055] film formation chambers 402 to 404, a laser apparatus 405, and a doping apparatus 408 are connected with one another through a transfer chamber 410. Exhaust systems 401 p and 410 p for evacuating the respective chambers are provided for a loader/unloader chamber 401 and the transfer chamber 410. Lines 402 g to 404 g for introducing gases used for film formation and exhaust systems 402 p to 404 p are provided for the film formation chambers. A substrate is set in the loader/unloader chamber 401. The set substrate is transferred to the respective treatment chambers by a transfer robot 411.
  • First, the formation of a base film is carried out in the first [0056] film formation chamber 402. Next, an amorphous semiconductor film is formed in the second film formation chamber 403. Next, a first laser annealing is carried out by the laser apparatus 405. It is known that a doped amorphous semiconductor film is difficult to crystallize by laser annealing. Thus, the first annealing is carried out to advance crystallization to a certain degree. The laser apparatus 405 includes a treatment chamber 406, introduction means 406 g of a gas such as nitrogen or argon, exhaust means 406 p, a laser oscillator 407, and the like.
  • Next, the formation of a protective film for addition of an impurity element to give a p-type into an n-channel TFT is carried out in the third film formation chamber. [0057]
  • With respect to the films formed in the respective film formation chambers, any forming means such as a plasma CVD method, a thermal CVD method, a low pressure CVD method, an evaporation method, or a sputtering method can be used. [0058]
  • The impurity element to give the p-type is added using a doping apparatus in order to control the threshold voltage (Vth) of the n-channel TFT. The [0059] doping apparatus 408 indicates an ion doping apparatus, and includes an ion generation chamber 412, a treatment chamber 409, introduction means 412 g of a gas to be used, exhaust means 409 p, and the like. As the impurity element to give the p-type to a semiconductor, an element in the Group 13 of the periodic table, such as boron (B), aluminum (Al), or gallium (Ga), is known.
  • After the impurity is added, a second laser treatment is carried out to make crystallization by the laser apparatus without removing the protective film. [0060]
  • Hereinafter, although embodiments of the present invention will be described, the present invention is not particularly limited to these. [0061]
  • Embodiments [0062]
  • [Embodiment 1][0063]
  • Embodiments of the present invention will be described with reference to FIGS. 5A to [0064] 5C, FIGS. 7A to 10, and FIG. 17. In this embodiment, a description will be made of a manufacturing method of simultaneously forming, on the same substrate, a pixel portion and TFTs (n-channel TFT and p-channel TFT) of a driver circuit formed in the periphery of the pixel portion, is described in detail.
  • As a [0065] substrate 500, a glass substrate, a quartz substrate, a ceramic substrate, or the like may be used. Also, a silicon substrate, a metallic substrate, or a stainless substrate on which an insulating film is formed may be used. A plastic substrate having heat resistance to a process temperature of this embodiment may also be used.
  • Then, as shown in FIG. 5A, a [0066] base film 501 is formed from an insulating film such as a silicon oxide film, a silicon nitride film or a silicon oxynitride film on a substrate 500. In this embodiment, a two-layer structure is used as the base film 501. However, a single-layer film or a lamination structure consisting of two or more layers of the insulating film may be used. As a first layer and a second layer of the base film 501 are continuously formed in a first film formation chamber by a plasma CVD method. As a first layer of the base film 501, a silicon oxynitride film 501 a is formed into a thickness of from 50 to 100 nm using SiH4, NH3, and N2O as reaction gases. Then, as a second layer of the base film 501, a silicon oxynitride film 501 b is formed into a thickness of from 100 to 150 nm using SiH4, and N2O as reaction gases.
  • Subsequently, an [0067] amorphous semiconductor film 502 is formed on the base film 501 in a second film formation chamber. The amorphous semiconductor film is formed into a thickness of from 30 to 60 nm. The material of the amorphous semiconductor film is not particularly limited, however, the film is preferably made of silicon, a silicon germanium (SixGe1−x; x=0.01 to 2 atomic %) alloy or the like. In this embodiment, amorphous silicon film is formed by a plasma CVD method using SiH4 gas.
  • Besides, the base film and the amorphous semiconductor film can be formed by the same method, and therefore the [0068] base film 501 and the amorphous semiconductor film 502 can be formed continuously.
  • Subsequently, Ni is added to the [0069] amorphous silicon film 502 in a third film formation chamber. An electrode containing Ni as a material is attached by a plasm CVD method, and plasma is erected by introducing a gas such as argon to add Ni. Of course, an extremely thin film of Ni may be formed by evaporation or sputtering.
  • Next, a [0070] protective film 504 is formed in a fourth film formation chamber. As the protective film, silicon oxide film, silicon oxynitride film, or the like is preferably used. When the succeeding dehydrogenation process is performed, a dense film such as a silicon oxide film is not preferably used, because hydrogen hardly penetrates therethrough. In this embodiment, TEOS (tetraethyl orthosilicate) and O2 are mixed to form a silicon oxide film with a thickness of from 100 to 150 nm by a plasma CVD method.
  • Then, to control the threshold voltage (Vth) of an n-channel TFT, an impurity element imparting p-type is added thereto (FIG. 5B). Known impurity elements imparting a p-type to a semiconductor include boron (B), aluminum (Al), gallium (Ga), etc., belonging to the [0071] Group 13 of periodic table. In this embodiment, boron (B) is added thereto.
  • After the addition of boron, a dehydrogenation process (500° C. for 1 hour) and a thermal crystallization process (550° C. for 4 hours) are succeedingly performed to an [0072] amorphous semiconductor film 503. Here, a known thermal crystallization process may be performed without adding a catalyst element such as Ni. Then, the silicon oxide film as the protective film is removed by using an etching solution such as fluoric acid.
  • Next, washing and laser annealing are continuously performed (FIG. 5C). In this case, an acid solution containing pure water dissolving ozone therein and fluorine, is used, with the result that the contaminant impurity attached to the coated surface can be removed together with an extremely thin oxide film, which is formed upon carrying out the washing with water dissolving ozone therein. As a manufacturing method of the pure water dissolving ozone therein, there is employed a method such as electrolyzing pure water, or directly dissolving ozone gas into the pure water. Further, the concentration of ozone is preferably set as 6 mg/L or more to be used. Note that a rotation speed of a spinning apparatus or a time condition thereof is appropriately determined to an optimum condition on the basis of an area of substrate, coating material, or the like. [0073]
  • Laser annealing may be performed in such a manner that laser light irradiated from a laser oscillator is condensed into a linear shape by an optical system to emit it to the semiconductor film. The condition of crystallization may appropriately be selected by an operator. [0074]
  • A [0075] crystalline semiconductor film 505 is patterned into a desired shape, and then an island-like semiconductor layers 506 to 510 are formed by dry etching.
  • Then, a [0076] gate insulating film 511 for covering the island-like semiconductor layers 506 to 510 is formed. The gate insulating film 511 is formed by a plasma CVD method or a sputtering method, and the film thickness thereof is set as 40 to 150 nm using an insulating film containing silicon. The gate insulating film is not limited to the silicon oxynitride film, an another insulating film containing silicon may be formed into a single layer or a lamination structure.
  • Beside, when the silicon oxide film is used, it can be formed by plasma CVD in which TEOS (tetraethyl orthosilicate) and O[0077] 2 are mixed, with a reaction pressure of 40 Pa, a substrate temperature of from 300 to 400° C., and discharged at a high frequency (13.56 MHz) power density of 0.5 to 0.8 W/cm2. Good characteristics as the gate insulating film can be obtained in the silicon oxide film thus manufactured by subsequent thermal annealing at 400 to 500° C.
  • Then, on the [0078] gate insulating film 511, a first conductive film 512 (TaN) and a second conductive film (W) 513 are formed into lamination to have a film thickness of from 20 to 100 nm and 100 to 400 nm, respectively. The conductive films may be formed of an element selected from Ta, W, Ti, Mo, Al, and Cu, or an alloy material or a compound material containing the above elements as the main component. Besides, a semiconductor film typified by a polycrystalline silicon film doped with an impurity element such as phosphorus may be used. Besides, any combination may be employed such as a combination in which the first conductive film is formed of tantalum (Ta) and the second conductive film is formed of W, a combination in which the first conductive film is formed of tantalum nitride (TaN) and the second conductive film is formed of Al, or a combination in which the first conductive film is formed of tantalum nitride (TaN) and the second conductive film is formed of Cu.
  • In this case, if the formation of the [0079] gate insulating film 511 and the gate conductive films 512 and 513 are performed using a film formation apparatus equipped with a washing machine, contamination of the interface of films may be prevented. The similar washing method used before laser anneal treatment can be used.
  • Next, masks [0080] 514 to 519 consisting of resist are formed by using a photolithography method, and a first etching process for forming electrodes and wirings is carried out. In this embodiment, an ICP (inductively coupled plasma) etching method is used, in which CF4, Cl2, and O2 are used as the etching gases, a gas flowing rate of each gas is set as 25/25/10 (sccm), and an RF (13.56 MHz) power of 500 W is applied to a coil type electrode under a pressure of 1 Pa to generate plasma. Thus the etching is performed. An RF (13.56 MHz) power of 150 W is also applied to the side of the substrate (sample stage) and a substantially negative self bias voltage is applied thereto. Based on this first etching condition, the W film is etched to make an end portion of the first conductive layer into a tapered shape.
  • Thereafter, the etching condition is changed into a second etching condition, and the etching is performed, without removing [0081] masks 514 to 519 consisting of resist, in which CF4 and Cl2 are used as the etching gases, a gas flowing rate of each gas is set as 30/30 (sccm), and an RF (13.56 MHz) power of 500 W is applied to a coil type electrode under a pressure of 1 Pa to generate plasma. Thus, the etching is performed about 30 seconds. An RF (13.56 MHz) power of 20 W is also applied to the side of the substrate (sample stage) and a substantially negative self bias voltage is applied thereto. In the second etching condition, in which CF4 and Cl2 are mixed, the W film and the TaN film are etched in the same degree. Note that, in order to perform the etching without leaving a residue on the gate insulating film, it is appropriate that an etching time is increased by a rate on the order of 10 to 20%.
  • In the above first etching process, by making the shapes of the masks consisting of resist suitable, the end portions of the first conductive layer and the second conductive layer become the tapered shape by the effect of the bias voltage applied to the substrate side. The angle of the taper portion becomes 15 to 45°. In this way, first shape [0082] conductive layers 521 to 526 consisting of the first conductive layers and the second conductive layers (the first conductive layers 521 a to 526 a and the second conductive layers 521 b to 526 b) are formed by the first etching process. Reference numeral 520 denotes a gate insulating film, and regions which are not covered with the first shape conductive layers 521 to 526 are etched by about 20 to 50 nm so that thinned regions are formed.
  • Then, a first doping process is performed without removing the masks consisting of resist, and an impurity element imparting an n-type is added to the semiconductor layer (FIG. 7C). Doping may be performed by ion doping or ion implanting. The condition of the ion doping method is such that a dosage is 1×10[0083] 13 to 5×1015 atoms/cm2, and an acceleration voltage is 60 to 100 keV. As the impurity element imparting the n-type, an element belonging to the Group 15, typically phosphorus (P) or arsenic (As) may be used. In this case, the conductive layers 521 to 525 become masks to the impurity element imparting the n-type, and first impurity regions 527 to 531 are formed in a self aligning manner. The impurity element imparting the n-type in the concentration range of 1×1020 to 1×1021 atoms/cm3 is added to the first impurity regions 527 to 531. Next, as shown in FIG. 8A, a second etching process is performed without removing the masks consisting of resist. In the second etching process, CF4, Cl2, and O2 are used as the etching gases, a gas flowing rate of each gas is set as 25/25/10 (sccm), and an RF (13.56 MHz) power of 500 W is applied to a coil type electrode under a pressure of 1 Pa to generate plasma. Thus, the etching is performed about 20 seconds. An RF (13.56 MHz) power of 20 W is also applied to the side of the substrate (sample stage) and a low self bias voltage as compared with the first etching process is applied thereto. In accordance with the third etching condition, the W film is etched. Thus, in accordance with the third etching condition, the W film is anisotropically etched to form second shape conductive layers 533 to 538.
  • An etching reaction to the W film or the TaN film by the mixture gas of CF[0084] 4 and Cl2 can be guessed from a vapor pressure between a generated radical or an ion species and a reaction product. When the vapor pressures of fluoride and chloride of W and TaN are compared with each other, WF6 which is a fluoride of W is extremely high, and other WCl5, TaF5, and TaCl5 have almost equal vapor pressures. Thus, in the mixture gas of CF4 and Cl2, both W and TaN films are etched. However, when a suitable amount of O2 is added to this mixture gas, CF4 and O2 react with each other to form CO and F, and F radical or F ion generates in a large amount. As a result, an etching rate of the W film having the high vapor pressure of fluoride is increased. On the other hand, with respect to TaN, even if F is increased, an increase of the etching rate is relatively small. Besides, since TaN is easily oxidized as compared with W, the surface of TaN is oxidized a little by an addition of O2. Since the oxide of TaN does not react with fluorine or chlorine, the etching rate of the TaN film is further decreased. Accordingly, it becomes possible to make a difference between the etching rates of the W film and the TaN film, with the result that it becomes possible to make the etching rate of the W film higher than that of the TaN film.
  • Subsequently, as shown in FIG. 8A, a second doping process is performed without removing the masks consisting of resist. In this case, a dosage is made lower than that of the first doping process, and an impurity element imparting the n-type is doped under the condition of a higher acceleration voltage. For example, an acceleration voltage is set as 70 to 120 keV, 90 keV in this embodiment, and the process is carried out at a dosage of 3.5×10[0085] 12 atoms/cm2. As a result, new impurity regions are formed on the semiconductor layer inside the first impurity regions formed in FIG. 7C. The doping is performed in such a manner that the second shape conductive layers 533 to 537 are used as the masks to the impurity element, and the impurity element is added so that the impurity element is also added to the semiconductor layer under the second conductive layers 533 a to 537 a.
  • In this way, [0086] second impurity regions 539 to 543 overlapping with the second conductive layers 533 a to 537 a and first impurity regions 550 to 554 are formed. The impurity element imparting the n-type is made to have a concentration of from 1×1017 to 1×1019 atoms/cm3 in the second impurity regions.
  • Subsequently, as shown in FIG. 8B, etching of the gate insulating film is performed without removing the masks consisting of resist. During the etching of the gate insulating film, the second conductive layers [0087] 533 a to 538 a are simultaneously etched, with the result that third shape conducive layers 544 to 549 are formed. With this, the second impurity regions can be distinguished between regions overlapping with the second conductive layers 544 a to 548 a and regions not overlapping therewith.
  • Then, after removing the masks consisting of resist, [0088] new masks 555 to 557 consisting of resist are formed, and a third doping process is performed as shown in FIG. 8C. With this third doping process, fourth impurity regions 558 to 563 to which an impurity element imparting a conductivity opposite to the one conductivity type is added, are formed in the semiconductor layer that becomes an active layer of p-channel TFT. The third shape conductive layers 545 and 548 are used as the masks with respect to the impurity element, and an impurity element imparting a p-type is added to form the fourth impurity regions in a self aligning manner. In this embodiment, the impurity regions 558 to 563 are formed by ion doping using diborane (B2H6). At the time of performing the third doping process, the semi-conductive layer forming the n-channel TFT is covered with masks 555 to 557 consisting of resist. With the first and the second doping processes, the impurity regions 558 to 563 are doped with phosphorus in different concentrations, respectively. However, doping is performed so that the concentration of the impurity imparting the p-channel in any of the regions falls within the range of 2×1020 to 2×1021 atoms/cm3, with the result that the regions function as source and drain regions of the p-channel TFT, which causes no problem.
  • By the steps up to this, the impurity regions are formed in the respective semiconductor layers. The third shape conductive layers [0089] 544 to 548 overlapping with the semiconductor layers function as gate electrodes. Besides, the layer 549 functions as a source wiring, and the layer 548 functions as a second electrode for forming a storage capacitor.
  • Subsequently, the [0090] masks 555 to 557 consisting of resist are removed, and a first interlayer insulating film 564 covering the whole surface is formed. This first interlayer insulating film 564 is formed from an insulating film containing silicon by a plasma CVD method or a sputtering method into a thickness of from 100 to 200 nm. In this embodiment, a silicon oxynitride film with a film thickness of 150 nm is formed by the plasma CVD method. Of course, the first interlayer insulating film 564 is not particularly limited to the silicon oxynitride film, but an insulating film containing another silicon may be formed into a single layer or a lamination structure.
  • Then, as shown in FIG. 9A, a step of activating the impurity elements added to the respective semiconductor layers. This activation step is carried out by a thermal annealing method using a furnace annealing oven. The thermal annealing may be performed in a nitrogen atmosphere having an oxygen content of 1 ppm or less, preferably 0.1 ppm or less and at 400 to 700° C., typically 500 to 550° C. Note that, other than the thermal annealing method, a laser annealing method, or a rapid thermal annealing method (RTA method) can be applied thereto. [0091]
  • Further, an activation process may be performed before forming the first [0092] interlayer insulating film 564. However, in the case where a wiring material used for the layers 544 to 548 is weak to heat, it is preferable that the activation process is performed after an interlayer insulating film (containing silicon as its main ingredient, for example, silicon nitride film) is formed to protect the wiring or the like as in this embodiment.
  • In addition, heat treatment at 300 to 550° C. for 1 to 12 hours is performed in an atmosphere containing hydrogen of 3 to 100% to perform a step of hydrogenating the semiconductor layers. This step is a step of terminating dangling bonds in the semiconductor layer by thermally excited hydrogen. As another means for hydrogenation, plasma hydrogenation (using hydrogen excited by plasma) may be carried out. [0093]
  • Besides, in the case of using the laser annealing method as the activation process, it is preferred to irradiate laser light such as an excimer laser or a YAG laser after the hydrogenating process. [0094]
  • Next, a second [0095] interlayer insulating film 565 made of an organic insulating material is formed on the first interlayer insulating film 564. Then, patterning is performed for forming a contact hole reaching the source wiring 549 and the contact holes reaching the respective impurity regions 550, 552, 553, 558, and 561.
  • Then, in a [0096] driver circuit 706, wirings 566 to 571 electrically connecting to the first impurity region or the fourth impurity region, respectively, are formed. Note that these wirings are formed by patterning a lamination film of a Ti film having a film thickness of 50 nm and an alloy film (alloy film of Al and Ti) having a film thickness of 500 nm.
  • In a [0097] pixel portion 707, a pixel electrode 574, a gate conductive film 573, and a connection electrode 572 are formed (FIG. 9B). By this connection electrode 572, the source wiring 549 is electrically connected to a pixel TFT 704. Also, the gate conductive film 573 is electrically connected to the first electrode (third shape conductive layer 547). Besides, the pixel electrode 574 is electrically connected to the drain region of the pixel TFT, and further connected to the semiconductor layer which functions as one of electrodes forming a storage capacitor. Further, as the pixel electrode 574, a film containing Al or Ag as the main component, a lamination film thereof or the like is preferably used, which has excellent reflection property.
  • In the manner as described above, the driving [0098] circuit 706 including an n-channel TFT 701, a p-channel TFT 702, and an n-channel TFT 703, and the pixel portion 707 including the pixel TFT 704 and a storage capacitor 705 can be formed on the same substrate. In the present specification, such a substrate is called an active matrix substrate for convenience.
  • The n-[0099] channel TFT 701 of the driving circuit 706 includes a channel forming region 575, the third impurity region 539 b (GOLD region) overlapping with the third shape conductive layer 544 forming the gate electrode, the second impurity region 539 a (LDD region) formed outside the gate electrode, and the first impurity region 550 functioning as a source region or a drain region. The p-channel TFT 702 includes a channel forming region 576, a fourth impurity region 560 overlapping with the third shape conductive layer 545 forming the gate electrode, a fourth impurity region 559 formed outside the gate electrode, and the fourth impurity region 558 functioning as a source region or a drain region. The n-channel TFT 703 includes a channel forming region 577, the third impurity region 541 b (GOLD region) overlapping with the third shape conductive layer 546 forming the gate electrode, a second impurity region 541 a (LDD region) formed outside the gate electrode, and the first impurity region 552 functioning as a source region or a drain region. The pixel TFT 704 of the pixel portion includes a channel forming region 578, the third impurity region 542 b (GOLD region) overlapping with the third shape conductive layer 547 forming the gate electrode, a second impurity region 542 a (LDD region) formed outside the gate electrode, and the first impurity region 553 functioning as a source region or a drain region. Besides, an impurity element imparting p-type is added to the respective semiconductor layers 561 to 563 functioning as one of electrodes of the storage capacitor 705 at the same concentration with the fourth impurity region. The storage capacitor 705 is formed mainly from the second electrode 548 and the semiconductor layers 561 to 563 using the insulating film (the same film with the gate insulating film) as a dielectric member.
  • A top view of the pixel portion of the active matrix substrate manufactured in this embodiment is shown in FIG. 10. Note that the same reference numerals are used to indicate parts corresponding FIGS. 5A to [0100] 5C and FIGS. 7A to 10. A dash line A-A′ in FIG. 10 corresponds to a sectional view taken along the line A-A′ in FIG. 9B. Also, a dash line B-B′ in FIG. 10 corresponds to a sectional view taken along the line B-B′ in FIG. 9B.
  • Like this, the active matrix substrate having a pixel structure according to the present embodiment has a feature such that the [0101] first electrode 547 a part of which functions as the gate electrode and a gate wiring 573 are formed on the different layers so that the light shielding of the semiconductor layers are performed by the gate wiring 573.
  • Further, in the pixel structure of the present embodiment, an end portion of the pixel electrode is formed by arranging it so as to overlap with the source wiring so that the gap between the pixel electrodes is shielded from light without using a black matrix. [0102]
  • Besides, it is preferred that the surface of the pixel electrode in accordance with this embodiment is made uneven by a known method such as a, sand plaster method or an etching method, and a whitening degree is increased by scattering the reflection light, while preventing a mirror-reflection. [0103]
  • By taking the above-mentioned pixel structure, a pixel electrode having a larger area may be arranged, thereby capable of improving an aperture ratio. [0104]
  • In addition, in accordance with the process steps of this embodiment, the number of photo masks needed for the manufacture of the active matrix substrate may be made into five pieces (a patterning mask of [0105] semiconductor layers 578, and 579, and a patterning mask of a first wiring (including the first electrode 547, the second electrode 548, and the source wiring 549)), a patterning mask for forming a source region and a drain region of a p-type TFT, and a patterning mask of a second wiring (including the pixel electrodes 574, and 581, the connection electrode 572, and the gate wiring 573). As a result, it can contribute to shorten the manufacturing steps, to lower the manufacturing cost, and to improve the yields.
  • FIG. 17 shows a cross section of an active matrix substrate that is suitable for a transmission type liquid crystal display device. The manufacturing process until the formation of the second interlayer film is the same as that of the reflection type described above. A transparent conductive film is formed on the second interlayer film. Then, a patterning is performed for the formation of a transparent [0106] conductive film layer 582. As the material of the transparent conductive film, a compound of indium oxide and tin oxide or a compound of indium oxide and zinc oxide may be used.
  • Then, in a [0107] driver circuit 706, wirings 566 to 571 each electrically connected to the first impurity region or the fourth impurity region are formed. Note that those wirings are formed by patterning the lamination film of Ti film having a film thickness of 50 nm and an alloy film (alloy film of Al and Ti) having a film thickness of 500 nm. Besides, in a pixel portion 707, pixel electrodes 583 and 584, a gate electrode 573, and a connection electrode 572 are formed. Like this, the active matrix substrate that is suitable for the transmission type liquid crystal display device can be formed by increasing the number of. masks by one.
  • [Embodiment 2][0108]
  • In this embodiment, descriptions will be made of another embodiment. The contents are similar to that in [0109] Embodiment 1, and therefore references may be made to the drawings shown in Embodiment 1.
  • Until the formation of the protective film, the same manufacturing process may be performed similarly as in [0110] Embodiment 1. After the formation of the protective film, dehydrogenation of the amorphous silicon film (500° C. for 1 hour) and the subsequent thermal crystallization (550° C. for 4 hours) are performed. In this case, the thermal crystallization may be performed by a known method without adding a catalyst element such as Ni.
  • To control the threshold voltage (Vth) of the n-channel TFT, an impurity element imparting the p-type is then added thereto. As an impurity element that imparts the ptype to the semiconductor layer, boron (B), aluminum (Al), gallium (Ga), etc., belonging to the [0111] Group 13 of periodic table are known. In this embodiment, boron (B) is added thereto.
  • Then, the protective film is removed. The subsequent process steps after the continuous processing of washing of the semiconductor surface and laser annealing are performed similarly as in [0112] Embodiment 1.
  • [Embodiment 3][0113]
  • Another embodiment of the present invention will be described with reference to FIGS. 6A to [0114] 6C. This embodiment is an example characterized in that a continuous processing from the formation of the base film until the laser crystallization is performed.
  • As a [0115] substrate 600, a glass substrate, a quartz substrate, a ceramic substrate or the like may be used. A silicon substrate, a metallic substrate or a stainless substrate having an insulating film formed on the surface of the substrate may also be used. In addition, a plastic substrate having heat resistance to a process temperature of this embodiment may be used.
  • Then, as shown in FIG. 6A, a [0116] base film 601 consisting of an insulating film such as a silicon oxide film, a silicon nitride film or a silicon oxynitride film is formed on the substrate 600. In this embodiment, two-layer structure is used for the base film 601. However, a single layer or a lamination structure consisting of two or more layers of the insulating film described above may be used. The first layer and the second layer of the base film 601 are continuously formed in a first film formation chamber by a plasma CVD method. As the first layer of the base film 601, a silicon oxynitride film 601 a is formed into a thickness of from 50 to 100 nm using as reaction gases SiH4, NH3, and N2O. Then, as the second layer of the base film 601, a silicon oxynitride film 601 b which is formed by using as reaction gases SiH4 and N2O, is formed into a lamination with a thickness of from 100 to 150 nm.
  • Then, an [0117] amorphous semiconductor film 602 is formed on the base film 601 in a second film formation chamber. The amorphous semiconductor film is formed into a thickness of from 30 to 60 nm. The material of the amorphous semiconductor film is not particularly limited, but is preferably formed from silicon, a silicon germanium (SiGe) alloy, or the like. In this embodiment, the amorphous silicon film is formed using SiH4 gas by a plasma CVD method.
  • Further, the base film and the amorphous semiconductor film can be formed by the same film formation method, and therefore the [0118] base film 601 and the amorphous semiconductor film 602 can be formed continuously.
  • Subsequently, a first laser annealing is performed by using a laser apparatus. It is recognized that it is difficult to crystallize by laser annealing the amorphous semiconductor film which has been subjected to doping. Therefore, the laser annealing is performed for the purpose of advancing the crystallization to some extent. The conditions of the laser annealing may be appropriately determined by an operator. [0119]
  • Then, a [0120] silicon oxide film 604 as a protective film is formed in a third film formation chamber. For example, in the case where a plasma CVD method is used, TEOS (tetraethyl orthosilicate) and O2 are mixed to form the protective film having a thickness of from 100 nm to 150 nm.
  • Then, to control the threshold voltage (Vth) of the n-channel type TFT, an impurity element imparting a p-type is added thereto by a doping apparatus (FIG. 6B). As an impurity element that imparts the p-type to the semiconductor layer, boron (B), aluminum (Al), gallium (Ga), etc., belonging to the [0121] Group 13 of periodic table are known. In this embodiment, boron (B) is added thereto.
  • After performing the addition of boron, crystallization of the [0122] semiconductor film 603 is performed by a laser apparatus without removing the silicon oxide film 604 as the protective film. The conditions of this crystallization may appropriately be determined by an operator. After the crystallization, the silicon oxide film 604 as the protective film is removed (FIG. 6C).
  • Thereafter, the same process procedures may be taken as in [0123] Embodiment 1 from the formation of an island-like semiconductor layer.
  • [Embodiment 4][0124]
  • In this embodiment, by referring to drawings, description will be made of a method of simultaneously forming on the same substrate a pixel portion and TFTs (n-channel TFT and p-channel TFT) for forming a driver circuit in the periphery of the pixel portion. [0125]
  • First, as shown in FIG. 18A, on a substrate [0126] 1801 consisting of glass such as barium borosilicate glass or aluminum borosilicate, represented by such as Corning #7059 glass and #1737 glass, gate electrodes 1802 to 1804, source wirings 1806 and 1807, and a capacitor wiring 1805 for forming a storage capacitor of the pixel portion are formed from a conductive film containing one or plural kinds of components preferably selected from molybdenum (Mo), tungsten (W), and tantalum (Ta). For example, from the view points of lowering the resistivity and the heat resistance, an alloy of Mo and W is suitable. Besides, the surface is subjected to oxidizing treatment to form a gate electrode using aluminum.
  • The gate electrode formed by using the first photo mask is formed into a thickness of from 200 to 400 nm, preferably 250 nm, and to enhance the coating property (step coverage) of a coating film formed on the upper layer of the gate electrode, an end portion of the coating film is formed into a taper shape. The tapered portion is formed so that an angle of the tapered portion becomes 5 to 30°, preferably 15 to 25°. The tapered portion is formed by a dry etching method, and the angle of the tapered portion is adjusted by an etching gas and a bias voltage applied to a substrate side. [0127]
  • Subsequently, as shown in FIG. 18B, [0128] gate electrodes 1802 to 1804, source wirings 1806 and 1807, a first insulating layer 1808 covering a capacitor wiring 1805 for forming a storage capacitor of the pixel portion. The first insulating layer 1808 is formed by a plasma CVD method or a sputtering method into a thickness of from 40 to 200 nm using an insulating film containing silicon. For example, the first insulating layer 1808 is formed from a silicon nitride film 1808 a having a film thickness of 50 nm and a silicon oxide film 1808 b having a film thickness of 120 nm. Other than the above, a silicon oxynitride film (SiOxNy) formed from SiH4, N2O, and NH3 by the plasma CVD method may be used.
  • The first insulating [0129] layer 1808 is used as the gate insulating film by forming a semiconductor layer on the upper layer. However, the first insulating layer 1808 also functions as a blocking layer for preventing an impurity such as alkali metal from diffusing from the substrate 1801 to the semiconductor layer.
  • A [0130] crystalline semiconductor film 1809 is formed into a thickness of from 30 to 100 nm, preferably 40 to 60 nm on the first insulating layer 1808. The material of the crystalline semiconductor film is not particularly limited, but may be formed typically from silicon or an alloy of silicon germanium (SixGe1−x; x=0.01 to 2 atomic %). The crystalline semiconductor film may be formed by any one of the methods described in Embodiments 1, 2 and 3.
  • A [0131] semiconductor layer 1809 formed from a polycrystalline semiconductor is formed into a predetermined pattern using a second photo mask. FIG. 18C shows semiconductor layers 1810 to 1813 divided into an island shape. The semiconductor layers 1810 to 1812 are formed so as to partially overlap with gate electrodes 1802 and 1804.
  • Thereafter, an insulating film made from silicon oxide or silicon nitride is formed into a thickness of from 100 to 200 nm on the divided [0132] semiconductor layers 1810 to 1813. As shown in FIG. 18D, a third insulating layers 1814 to 1818 as channel protecting films are formed on the semiconductor layers 1810 to 1813 in a self aligning manner by an exposure process from the back surface using as masks the gate electrodes.
  • Then, a first doping step for forming LDD regions of n-channel TFT is performed. An ion doping method or an ion implanting method may be used as the doping method. Phosphorus(P) is added as an n-type impurity (donor), and the [0133] first impurity regions 1819 to 1822, which are formed using as masks the third insulating layers 1814 to 1818, are formed. The concentrations of the donors in these regions are set between 1×1016 to 2×1017 /cm3.
  • A second doping step is a step of forming a source region and a drain region of the n-channel TFT, and as shown in FIG. 19A, masks [0134] 1823 to 1825 consisting of resist are formed using a third photo mask. The masks 1824 and 1825 are formed so as to cover the LDD regions of the n-channel TFT, and a donor impurity is added to second impurity regions 1826 to 1828 within a concentration range of from 1×1020 to 1×1021/cm3.
  • It is preferred that, almost simultaneously with the second doping step, etching treatment is performed by fluoric acid under a state that the masks [0135] 1823 to 1825 are formed, to thereby remove the third insulating layers 1814 and 1818.
  • The formation of a source region and a drain region of the p-channel TFT is performed by a third doping step, as shown in FIG. 19B, and a p-type impurity (acceptor) is added by an ion doping method or an ion implanting method to form [0136] third impurity regions 1830 and 1831. At this time, a mask 1829 is formed so as to cover n-channel TFTs. The concentrations of the p-type impurity in these regions is adjusted so as to fall within a range of from 2×1020 to 2×1021/cm3.
  • Subsequently, as shown in FIG. 19C, a second insulating layer is formed on the semiconductor layer. The second insulating layer is preferably formed from a plurality of insulating films. A [0137] first layer 1832 of the second insulating layers formed on the semiconductor layer is made from an inorganic insulator consisting of a silicon nitride film or a silicon oxynitride film containing hydrogen into a thickness of from 50 to 200 nm. Thereafter an activation step for activating the impurities added to the respective semiconductor layers is performed. This step is performed by a thermal annealing method using an annealing furnace. Other than the above, a laser annealing method or a rapid thermal annealing method (RTA method) may be used. In the thermal annealing method, heat treatment is performed under a nitrogen atmosphere within a temperature range of from 400 to 600° C., typically 450 to 500° C. for 1 to 4 hours.
  • With this heat treatment, the activation of the impurity element is performed, and at the same time, hydrogen within a silicon nitride film or a silicon oxynitride film of the [0138] first layer 1832 of the second insulating layers is radiated, thereby being capable of hydrogenation of the semiconductor layer. This step is a step of terminating by hydrogen a dangling bond of the semiconductor layer. As means for efficiently performing hydrogenation, plasma hydrogenation (using hydrogen excited by plasma) may be performed before forming the first layer 1832 of the second insulating layer.
  • A [0139] second layer 1833 of the second insulating layers shown in FIG. 20A is formed from an organic insulating material such as polyimide or acrylic to level the surface thereof. Of course, a silicon oxide film formed by a plasma CVD method using TEOS (tetraethyl orthosilicate) may be used. However, from the view point of enhancing the flatness thereof, it is preferred to use the organic material described above.
  • Subsequently, contact holes are formed using a fifth photo mask. A [0140] connection electrode 1834 and source or drain wirings 1835 to 1837 are then formed in a driver circuit 1905 using a sixth photo mask and using aluminum (Al), titan (Ti), tantalum (Ta) or the like. Besides, in a pixel portion 1906, a pixel electrode 1840, a gate wiring 1839, and a connection electrode 1838 are formed.
  • Thus, the driver circuit having a p-[0141] channel TFT 1901 and an n-channel TFT 1902 and the pixel portion 1906 having a pixel TFT 1903 and a storage capacitor 1904 are formed on the same substrate. In the p-channel TFT 1901 of the driver circuit 1905, a channel forming region 1907 and a source or a drain region 1908 made from the third impurity region are formed. In an n-channel TFT 1902, there are formed a channel forming region 1909, an LDD region 1910 made from the first impurity region, and a source or a drain region 1911 formed from the second impurity region. The pixel TFT 1903 of the pixel portion 1906 has a multi-gate structure, and a channel forming region 1912, an LDD region 1913, and source or drain regions 1914 and 1916 are formed therein. The second impurity region located between LDD regions is effective for lowering an off-current. The storage capacitor 1904 is constructed of the capacitor wiring 1805, the semiconductor layer 1813, and the first insulating layer formed therebetween.
  • In the [0142] pixel portion 1906, the source wiring 1807 is electrically connected to the source or drain region 1914 of the pixel TFT 1903 through the connection electrode 1838. Besides, the gate wiring 1839 is electrically connected to the first electrode 1804. Further, the pixel electrode 1840 is connected to the source or drain region 1916 of the pixel TFT 1903 and to the semiconductor layer 1813.
  • FIG. 20B is a drawing for explaining a contact portion of the [0143] gate electrode 1804 and the gate wiring 1839. The gate electrode 1804 serves also as one of the electrodes of the storage capacitor of the adjacent pixel, and a capacitor is formed by an overlapping portion between the gate electrode 1804 and the semiconductor layer connected to the pixel electrode 1845. Besides, FIG. 20C shows a positional relationship between the source wiring 1807 and the pixel electrode 1840 and the adjacent pixel electrode 1846. The end portion of the pixel electrode is formed on the source wiring 1807 to form an overlapping portion, thereby enhancing the shielding property by shielding stray light. Note that in the present specification, such a substrate is called an active matrix substrate for convenience.
  • One of the merits for forming a TFT into a reverse stagger type resides in that an LDD region overlapping with the gate electrode can be formed in the n-channel TFT in a self aligning manner by an exposure process from the back surface of the substrate, and in association with such a feature that the gate insulating film and the semiconductor layer can be formed continuously, the fluctuation of electrical characteristics of the TFT can be reduced. [0144]
  • The pixel structure shown in FIGS. 20A to [0145] 20C is suitable for a reflection type liquid crystal display device. However, similar to Embodiment 1, if the transparent conductive film is used, the pixel structure suitable for a transmission type liquid crystal display device can be formed.
  • [Embodiment 5][0146]
  • In this embodiment, an example will be described that EL display device is formed using active matrix substrate formed according to the above mentioned [0147] Embodiments 1 to 4. The EL (electro-luminescence) display device referred to in this specification includes triplet-based light emission devices and/or singlet-based light emission devices, for example. FIG. 11A is a top view of an EL display panel. In FIG. 11A, reference numeral 10 denotes a substrate, 11 denotes a pixel portion, 12 denotes a source side driver circuit and 13 denotes a gate-side driver circuit. Each driver circuit is connected to an FPC 17 through wirings 14 to 16 so as to be connected to external equipment.
  • FIG. 11B shows a cross sectional structure of A-A′ of FIG. 11A. The [0148] counter substrate 80 is provided at least on top of the pixel portion, preferably top of the driver circuits and the pixel portion. The counter substrate 80 is attached to the active matrix substrate, on which TFTs and a self-emitting layer using EL materials are formed with a sealant 19. The sealant 19 is mixed with a filler (not shown in the figure), two substrates are attached together with the filler at equal spaces. Further, the outside of the sealant 19 and the top surface and the periphery portion of FPC 17 has a structure of being filled up by the sealant 81. As materials of the sealant 81, silicone resin, epoxy resin, phenol resin and butyl rubber are used.
  • As it is, the [0149] active matrix substrate 10 and the counter substrate 80 are attached together with a sealant 19, space is generated therebetween. A filler 83 is filled with the space. The filler 83 has an effect of attachment of the counter substrate 80. The PVC (polyvinyl chloride), epoxy resin, silicone resin and EVA (ethylene vinyl acetate) can e used as the filler 83. A self-emitting layer is weak to moisture such as water and is likely to be degraded, so that it is preferable to mix a drying agent such as barium oxide in the filler 83 so as to keep an effect of moisture absorption. Further, a passivation film 82 is formed on the self-emitting layer by the silicon nitride film and silicon oxynitride film to protect from corrosion by alkali element which contains in the filler 83.
  • In FIG. 11B, the [0150] TFT 22 for a driver circuit (CMOS circuit which is composed of n-channel type TFT and p-channel type TFT is shown here), and the TFT 23 for a pixel portion (only TFT controlling current to an EL element is shown here) are formed on a substrate 10 and a base film 21.
  • To manufacture the EL display device from an active matrix substrate in a state of [0151] Embodiments 1 to 4, an interlayer insulating film (a flattening film) 26 made of resin material, is formed on the source wiring, the drain wiring and a pixel electrode 27 made of a transparent conductive film, which is connected electrically to drain of the TFT 23 for a pixel portion, is formed thereon. As a transparent conductive film, a compound of indium oxide and tin oxide (which is called as ITO), and a compound of indium oxide and zinc oxide can be used. After forming the pixel electrode 27, an insulating film 28 is formed, and an opening portion is formed on the pixel electrode 27.
  • Next, a self-emitting [0152] layer 29 is formed. The self-emitting layer 29 may have a lamination structure including an appropriate combination of layers made of known EL materials (hole injection layer, hole transporting layer, light-emitting layer, electron transportation layer, or electron injection layer) or a single structure. Such a structure can be obtained by a known technique. Furthermore, examples of the EL material include a low molecular-weight material and polymer material. In the case of using a low molecular-weight material, vapor deposition is used. In the case of using a polymer material, a simple method such as spin coating, printing, and an ink jet method can be used.
  • In this embodiment, the EL layer is formed by vapor deposition, ink jet method or dispenser method using a shadow mask. By forming light-emitting layers (red light-emitting layer, green-light emitting layer, and blue light-emitting layer) capable of emitting. light with different wavelengths on respective pixels, a color display can be performed. In addition, a combination of a color conversion layer (CCM) and a color filter, or a combination of a white light-emitting layer and a color filter may be used. Needless to say, an EL display device emitting single color light can also be used. [0153]
  • When the self-emitting [0154] layer 29 is formed, a cathode 30 is formed thereon. It is desirable to remove moisture and oxygen present at an interface between the cathode 30 and the self-emitting layer 29 as much as possible. Thus, it is required to continuously form the self-emitting layer 29 and the cathode 30 in a vacuum, or to form the self-emitting layer 29 in an inactive atmosphere, and form the cathode 30 in a vacuum without exposing the self-emitting layer 29 to the outside air. In this embodiment, a film formation device of a multi-chamber system (cluster tool system) is used to make the above mentioned film formation possible.
  • The [0155] cathode 30 is connected to the wiring 16 in a region denoted by reference numeral 31. The wiring 16 is a power supply line for supplying a predetermined voltage to the cathode 30, and is connected to the FPC 17 via anisotropic conductive paste material 32. A resin layer 80 is further formed on the FPC 17 so as to enhance adhesiveness in this portion.
  • In order to electrically connect the [0156] cathode 30 to the wiring 16 in the region 31, it is required to form contact holes in the interlayer insulating film 26 and the insulating film 28. The contact holes may be formed during etching of the interlayer insulating film 26 (during formation of a contact hole for a pixel electrode) or during etching of the insulating film 28 (during formation of an opening portion before forming the self-emitting layer). Furthermore, when the insulating film 28 is etched, the interlayer insulating film 26 may also be etched together. In this case, if the interlayer insulating film 26 and the insulating film 28 are made of the same resin material, the shape of the contact holes can be made fine.
  • Furthermore, the [0157] wiring 16 is electrically connected to the FPC 17 through a gap between the sealant 19 and the substrate 10 (the gap is filled with a sealant 81). Herein, although description is made with respect to the wiring 16, other wirings 14 and 15 are also electrically connected to the FPC 17 through under the sealant 18.
  • FIG. 12 shows a more detailed cross-sectional structure of the pixel portion. FIG. 13 shows a top structure thereof. In FIG. 12A, a switching [0158] TFT 2402 provided on a substrate 2401 is formed according to the same structure of the pixel TFT 704 shown in FIG. 9B of Embodiment 1. In this embodiment, the TFT 2402 has a double-gate structure, however, it may have a triple gate structure, or a multi-gate structure having more gates. The current controlling TFT 2403 has a structure that the LDD is provided overlapping with a gate electrode only at the drain side, and that capability of the current driver is enhanced by lowering the parasitic capacitance and the serial resistance between the gate and the drain. The current controlling TFT functions as an element for controlling the amount of a current flowing through an EL element, so that the current controlling TFT 2403 is likely to be degraded by heat and hot carriers due to a large amount of current flowed therethrough. Therefore, an LDD region overlapping partly with a gate electrode, is provided on the current controlling TFT, thereby preventing the deterioration of TFT and enhancing the stability of the operation. At this time, a drain wiring 35 of the switching TFT 2402 is electrically connected to a gate electrode 37 of the current controlling TFT by a wiring 36. Furthermore, a wiring 38 is a gate wiring electrically connected to gate electrodes 39 a and 39 b of the switching TFT 2402.
  • Furthermore, in this embodiment, the current controlling [0159] TFT 2403 has a single gate structure. However, it may have a multi-gate structure in which a plurality of TFTs are connected in series. Furthermore, it may also be possible that a plurality of TFTs are connected in parallel to substantially divide a channel formation region into a plurality of parts, so as to conduct highly efficient heat release. Such a structure is effective for preventing degradation due to heat.
  • As shown in FIG. 13, a wiring to be the [0160] gate electrode 37 of the current controlling TFT 2403 overlaps a drain wiring 40 of the current controlling TFT 2403 via an insulating film in a region 2404. In the region 2404, a capacitor is formed. The capacitor 2404 functions for holding a voltage applied to a gate of the current controlling TFT 2403. The drain wiring 40 is connected to a current supply line (power source line) 2501 so as to be always supplied with a constant voltage.
  • A [0161] first passivation film 41 is provided on the switching TFT 2402 and the current controlling TFT 2403, and a flattening film 42 that is made of a resin insulating film is formed thereon. It is very important to flatten the step difference due to TFTs by using the flattening film 42. The step difference may cause a light-emitting defect because the self-emitting layer to be formed later is very thin.
  • [0162] Reference numeral 43 denotes a pixel electrode (cathode of an EL element) that is made of a conductive film with high reflectivity and is electrically connected to the drain of the current controlling TFT 2403. As the pixel electrode 43, a low resistant conductive film such as an aluminum alloy film, a copper alloy film, and a silver alloy film, or a lamination film thereof can be preferably used. Needless to say, a lamination structure with other conductive films may also be used. A light-emitting layer 44 is formed in a groove (corresponding to a pixel) formed by banks 44 a and 44 b made of an insulating film (preferably resin). Herein, only one pixel is shown, however, light-emitting layers corresponding to each color R (red), G (green), and B (blue) may be formed. As an organic EL material for the light-emitting layer, polyparaphenylene vinylene (PPV), polyvinyl carbazole (PVK), polyfluorene, a π-conjugate polymer material and so forth are used.
  • In this embodiment, a self-emitting layer with a lamination structure is used, in which a [0163] hole injection layer 46 made of PEDOT (polyethylene dioxythiophene) or PAni (polyaniline) is provided on the light-emitting layer 45. An anode 47 made of a transparent conductive film is provided on the hole injection layer 46. In this embodiment, light generated by the light-emitting layer 45 is irradiated to the upper surface (toward the upper of TFTs), so that the anode must be transparent to light. As a transparent conductive film, a compound of indium oxide and tin oxide, and a compound of indium oxide and zinc oxide can be used. The conductive film is formed after forming the light-emitting layer and the hole injection layer with low heat resistance, so that the conductive film that can be formed at a possibly low temperature is preferably used.
  • FIG. 12B shows a reversed structure of the self-emitting layer. The current [0164] controlling TFT 2601 is formed same as the structure of p-channel TFT 702 shown in FIG. 9. See Embodiment 1 about the manufacturing process. The transparent conductive film is used as a pixel electrode (anode) 50 in this embodiment.
  • After [0165] banks 51 a and 51 b made of an insulating film are formed, a light-emitting layer 52 made of polyvinyl carbazole is formed by coating of a solution. On the light-emitting layer 52, an electron injection layer 53 made of potassium acetyl acetonate (acacK), and a cathode 54 made of an aluminum alloy are formed. In this case, the cathode 54 functions as a passivation film. Thus, an EL element 2602 is formed. In this embodiment, light generated by the light-emitting layer 53 is irradiated toward the substrate on which a TFT is formed as represented by an arrow. In the case of the structure of this embodiment, it is preferable that the current controlling TFT 2601 is formed of a p-channel TFT.
  • [Embodiment 6][0166]
  • The TFTs formed by this invention can be used in a variety of electro-optical devices (typically, active matrix-type liquid crystal display, etc.). That is, the invention can be applied to every electronic equipment that incorporates the above electro-optical device and semiconductor circuit as parts. [0167]
  • Examples of the electronic equipment include video cameras, digital cameras, projectors (rear type or front type), head mount displays (goggle-type display), car navigation systems, car stereo systems, personal computers, portable data terminals (mobile computers, cellular phones, electronic books, etc.) and the like. Their examples are shown in FIGS. 14A to [0168] 16C.
  • FIG. 14A illustrates a personal computer which includes a [0169] main body 1401, a picture input unit 1402, a display unit 1403, a keyboard 1404 and the like. The invention can be applied to the picture input unit 1402, to the display unit 1403 and to any other signal control circuit.
  • FIG. 14B illustrates a video camera which includes a [0170] main body 1405, a display unit 1406, a voice input unit 1407, operation switches 1408, a battery 1409, a receiving unit 1410 and the like. The invention can be applied to the display unit 1406 and to any other signal control circuit.
  • FIG. 14C illustrates a mobile computer which includes a [0171] main body 1411, a camera unit 1412, a receiving unit 1413, operation switches 1414, a display unit 1415 and the like. The invention can be applied to the display unit 1415 and to any other signal control circuit.
  • FIG. 14D illustrates a goggle-type display which includes a [0172] main body 1416, a display unit 1417, an arm unit 1418 and the like. The invention can be applied to the display unit 1417 and to any other signal control circuit.
  • FIG. 14E illustrates a player using a recording medium (hereinafter referred to as recording medium) recording programs and including a [0173] main body 1419, a display unit 1420, a speaker unit 1421, a recording medium 1422, operation switches 1423 and the like. The player uses DVD (digital versatile disc), CD, etc. as a recording medium, and makes it possible to listen to music, watch movies, play games and carry out communication through an internet. The invention can be applied to the display unit 1420 and to any other signal control circuit.
  • FIG. 14F illustrates a digital camera which includes a [0174] main body 1424, a display unit 1425, an eyepiece 1426, operation switches 1427, a receiving unit (not shown) and the like. The invention can be applied to the display unit 1425 and to any other signal control circuit.
  • FIG. 15A is a front-type projector which includes a [0175] projector unit 1501, a screen 1502 and the like. The invention can be applied to a liquid crystal display device 1514 constituting a portion of the projector device 1501 and to any other signal control circuit.
  • FIG. 15B is a rear-type projector which includes a [0176] main body 1503, a projector unit 1504, a mirror 1505, a screen 1506 and the like. The invention can be applied to a liquid crystal display device 1514 constituting a portion of the projector unit 1504 and to any other signal control circuit.
  • FIG. 15C is a view illustrating structures of the [0177] projector units 1501 and 1504 in FIGS. 15A and 15B. The projector units 1501 and 1504 are constituted by a light source optical system 1507, mirrors 1508, 1510 to 1512, dichroic mirrors 1509, a prism 1513, a liquid crystal display device 1514, a phase difference plate 1515, and a projection optical system 1516. The projection optical system 1516 is constituted by an optical system that includes a projection lens. This Embodiment deals with the structure of a three-plate type which, however, is not to limit the invention and may, for example, be a single-plate type. A person who implements the invention may suitably provide an optical system, such as an optical lens, a film having a polarizing function, a film for adjusting the phase difference or an IR film in the optical paths indicated by arrows in FIG. 15C.
  • FIG. 15D is a view illustrating a structure of the light source [0178] optical system 1507 in FIG. 15C. In this Embodiment, the light source optical system 1507 is constituted by reflectors 1518, a source of light 1519, lens arrays 1520, 1521, a polarizer/conversion element 1522 and a focusing lens 1523. The light source optical system shown in FIG. 15D is only an example which in no way limits the invention. For example, a person who implements the invention may suitably provide an optical system, such as an optical lens, a film having a polarizing function, a film for adjusting the phase difference or an IR film in the optical paths of the source of light.
  • Here, the projector shown in FIG. 15 uses an electro-optical device of the transmission type, and the electro-optical device of the reflection type is not diagramed here. [0179]
  • FIG. 16A illustrates a cellular telephone which includes a [0180] display panel 1601, a operation panel 1602, a connection portion 1603, a sensor built-in display 1604, a voice output portion 1605, an operation key 1606, a power source switch 1607, a voice input portion 1608 and an antenna 1609 and the like. The invention can be applied to the sensor built-in display 1604, voice output unit 1605, voice input unit 1608 and any other signal control circuit.
  • FIG. 16B illustrates a portable book (electronic dictionary) which includes a [0181] main body 1611, a display unit 1612, a storage medium 1613, operation switches 1614, an antenna 1615 and the like. The invention can be applied to display units 1612, a storage medium 1613 and any other signal circuit.
  • FIG. 16C illustrates a display which includes a main body [0182] 16126 a support plate 1617, a display unit 1618 and the like. The invention can be applied to the display unit 1614. The display of this invention is particularly advantageous when it is designed to have a large screen and when the diagonal is not smaller than 10 inches (particularly, not smaller than 30 inches).
  • As described above, the invention can be used over a very wide range and can be applied to electronic equipment of every field. [0183]
  • According to the present invention, since the contamination of the surface of a film constituting a TFT due to an atmosphere can be prevented, the fluctuation of TFT characteristics can be made low, and the reliability of the TFT can be improved. Besides, an uneven display of an EL display device which is greatly influenced by the fluctuation of TFT characteristics, because of current driving, can be reduced. [0184]
  • Moreover, by carrying out a doping treatment prior to crystallization, it is possible to prevent the crystal structure from being broken, so that the crystallinity of a crystalline semiconductor layer becomes excellent, and high speed processing of an image etc., high speed communication, or the like becomes possible. [0185]

Claims (44)

What is claimed is:
1. A method of manufacturing a semiconductor device comprising:
a first step of forming an amorphous semiconductor film over a substrate;
a second step of crystallizing the amorphous semiconductor film by a heat treatment;
a third step of removing a contaminant impurity on a surface of the crystallized semiconductor film; and
a fourth step of irradiating the crystallized semiconductor film with a laser light after the third step,
wherein the third step and the fourth step are continuously conducted.
2. A method according to claim 1, wherein the step of removing the contaminant impurity is conducted in an acid solution containing fluorine.
3. A method according to claim 1, wherein the step of removing the contaminant impurity is conducted in an acid solution containing fluorine, after washing by pure water in which ozone is dissolved.
4. A method according to claim 1, wherein the contaminant impurity is one element or a plurality of elements existing in an air.
5. A method according to claim 1, wherein the laser comprises an excimer laser or a YAG laser.
6. A method according to claim 1, wherein the semiconductor device is an electro-luminescence display device.
7. A method according to claim 1, wherein the semiconductor device is at least one selected from the group consisting of a video camera, a digital camera, a projector, a head-mount display, a car navigation system, a personal computer, a player using a recording medium, a portable electronic book, and a mobile telephone.
8. A method of manufacturing a semiconductor device comprising:
a first step of forming a base film on a substrate;
a second step of forming an amorphous semiconductor film on the base film;
a third step of forming an insulating film on the amorphous semiconductor film;
a fourth step of adding an impurity element to the amorphous semiconductor film;
a fifth step of crystallizing the amorphous semiconductor film by a heat treatment after the fourth step;
a sixth step of removing a contaminant impurity on a surface of the crystallized semiconductor film; and
a seventh step of irradiating the crystallized semiconductor film with a laser light after the sixth step,
wherein the first through the third steps are conducted without being exposed to an air, and
wherein the sixth step and the seventh step are continuously conducted.
9. A method according to claim 8, wherein the step of removing the contaminant impurity is conducted in an acid solution containing fluorine.
10. A method according to claim 8, wherein the step of removing the contaminant impurity is conducted in an acid solution containing fluorine, after washing by pure water in which ozone is dissolved.
11. A method according to claim 8, wherein the contaminant impurity is one element or a plurality of elements existing in an air.
12. A method according to claim 8, wherein the laser comprises an excimer laser or a YAG laser.
13. A method according to claim 8, wherein the semiconductor device is an electro-luminescence display device.
14. A method according to claim 8, wherein the semiconductor device is at least one selected from the group consisting of a video camera, a digital camera, a projector, a head-mount display, a car navigation system, a personal computer, a player using a recording medium, a portable electronic book, and a mobile telephone.
15. A method of manufacturing a semiconductor device comprising:
a first step of forming a base film on a substrate;
a second step of forming an amorphous semiconductor film on the base film;
a third step of crystallizing the amorphous semiconductor film by irradiating a laser light;
a fourth step of forming an insulating film on the crystallized semiconductor film; and
a fifth step of adding an impurity element to the crystallized semiconductor film,
wherein the first through the fifth steps are continuously conducted.
16. A method according to claim 15, wherein the laser comprises an excimer laser or a YAG laser.
17. A method according to claim 15, wherein the semiconductor device is an electro-luminescence display device.
18. A method according to claim 15, wherein the semiconductor device is at least one selected from the group consisting of a video camera, a digital camera, a projector, a head-mount display, a car navigation system, a personal computer, a player using a recording medium, a portable electronic book, and a mobile telephone.
19. A method of manufacturing a semiconductor device comprising:
a first step of forming a base film on a substrate;
a second step of forming an amorphous semiconductor film on the base film;
a third step of crystallizing the amorphous semiconductor film by irradiating a first laser light;
a fourth step of forming an insulating film on the crystallized semiconductor film;
a fifth step of adding an impurity element to the crystallized semiconductor film; and
a sixth step of irradiating the crystallized semiconductor film with a second laser light,
wherein the first through the sixth steps are continuously conducted.
20. A method according to claim 19, wherein the laser comprises an excimer laser or a YAG laser.
21. A method according to claim 19, wherein the semiconductor device is an electro-luminescence display device.
22. A method according to claim 19, wherein the semiconductor device is at least one selected from the group consisting of a video camera, a digital camera, a projector, a head-mount display, a car navigation system, a personal computer, a player using a recording medium, a portable electronic book, and a mobile telephone.
23. A method of manufacturing a semiconductor device comprising:
a first step of forming an amorphous semiconductor film over a substrate;
a second step of crystallizing the amorphous semiconductor film by a heat treatment;
a third step of removing a contaminant impurity on a surface of the crystallized semiconductor film; and
a fourth step of irradiating the crystallized semiconductor film with a continuous-wave laser light after the third step,
wherein the third step and the fourth step are continuously conducted.
24. A method according to claim 23, wherein the step of removing the contaminant impurity is conducted in an acid solution containing fluorine.
25. A method according to claim 23, wherein the step of removing the contaminant impurity is conducted in an acid solution containing fluorine, after washing by pure water in which ozone is dissolved.
26. A method according to claim 23, wherein the contaminant impurity is one element or a plurality of elements existing in an air.
27. A method according to claim 23, wherein the laser comprises an excimer laser or a YAG laser.
28. A method according to claim 23, wherein the semiconductor device is an electro-luminescence display device.
29. A method according to claim 23, wherein the semiconductor device is at least one selected from the group consisting of a video camera, a digital camera, a projector, a head-mount display, a car navigation system, a personal computer, a player using a recording medium, a portable electronic book, and a mobile telephone.
30. A method of manufacturing a semiconductor device comprising:
a first step of forming a base film on a substrate;
a second step of forming an amorphous semiconductor film on the base film;
a third step of forming an insulating film on the amorphous semiconductor film;
a fourth step of adding an impurity element to the amorphous semiconductor film;
a fifth step of crystallizing the amorphous semiconductor film by a heat treatment after the fourth step;
a sixth step of removing a contaminant impurity on a surface of the crystallized semiconductor film; and
a seventh step of irradiating the crystallized semiconductor film with a continuous-wave laser light after the sixth step,
wherein the first through the third steps are conducted without being exposed to an air, and
wherein the sixth step and the seventh step are continuously conducted.
31. A method according to claim 30, wherein the step of removing the contaminant impurity is conducted in an acid solution containing fluorine.
32. A method according to claim 30, wherein the step of removing the contaminant impurity is conducted in an acid solution containing fluorine, after washing by pure water in which ozone is dissolved.
33. A method according to claim 30, wherein the contaminant impurity is one element or a plurality of elements existing in an air.
34. A method according to claim 30, wherein the laser comprises an excimer laser or a YAG laser.
35. A method according to claim 30, wherein the semiconductor device is an electro-luminescence display device.
36. A method according to claim 30, wherein the semiconductor device is at least one selected from the group consisting of a video camera, a digital camera, a projector, a head-mount display, a car navigation system, a personal computer, a player using a recording medium, a portable electronic book, and a mobile telephone.
37. A method of manufacturing a semiconductor device comprising:
a first step of forming a base film on a substrate;
a second step of forming an amorphous semiconductor film on the base film;
a third step of crystallizing the amorphous semiconductor film by irradiating a first continuous-wave laser light;
a fourth step of forming an insulating film on the crystallized semiconductor film; and
a fifth step of adding an impurity element to the crystallized semiconductor film,
wherein the first through the fifth steps are continuously conducted.
38. A method according to claim 37, wherein the laser comprises an excimer laser or a YAG laser.
39. A method according to claim 37, wherein the semiconductor device is an electro-luminescence display device.
40. A method according to claim 37, wherein the semiconductor device is at least one selected from the group consisting of a video camera, a digital camera, a projector, a head-mount display, a car navigation system, a personal computer, a player using a recording medium, a portable electronic book, and a mobile telephone.
41. A method of manufacturing a semiconductor device comprising:
a first step of forming a base film on a substrate;
a second step of forming an amorphous semiconductor film on the base film;
a third step of crystallizing the amorphous semiconductor film by irradiating a first continuous-wave laser light;
a fourth step of forming an insulating film on the crystallized semiconductor film;
a fifth step of adding an impurity element to the crystallized semiconductor film; and
a sixth step of irradiating the crystallized semiconductor film with a second continuous-wave laser light,
wherein the first through the sixth steps are continuously conducted.
42. A method according to claim 41, wherein the laser comprises an excimer laser or a YAG laser.
43. A method according to claim 41, wherein the semiconductor device is an electro-luminescence display device.
44. A method according to claim 41, wherein the semiconductor device is at least one selected from the group consisting of a video camera, a digital camera, a projector, a head-mount display, a car navigation system, a personal computer, a player using a recording medium, a portable electronic book, and a mobile telephone.
US10/323,638 2000-05-12 2002-12-20 Method of manufacturing a semiconductor device Abandoned US20030162334A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/323,638 US20030162334A1 (en) 2000-05-12 2002-12-20 Method of manufacturing a semiconductor device
US11/066,253 US7169689B2 (en) 2000-05-12 2005-02-28 Method of manufacturing a semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2000-140816 2000-05-12
JP2000140816A JP4588167B2 (en) 2000-05-12 2000-05-12 Method for manufacturing semiconductor device
US09/851,492 US6506636B2 (en) 2000-05-12 2001-05-09 Method of manufacturing a semiconductor device having a crystallized amorphous silicon film
US10/323,638 US20030162334A1 (en) 2000-05-12 2002-12-20 Method of manufacturing a semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/851,492 Division US6506636B2 (en) 2000-05-12 2001-05-09 Method of manufacturing a semiconductor device having a crystallized amorphous silicon film

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/066,253 Division US7169689B2 (en) 2000-05-12 2005-02-28 Method of manufacturing a semiconductor device

Publications (1)

Publication Number Publication Date
US20030162334A1 true US20030162334A1 (en) 2003-08-28

Family

ID=18648037

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/851,492 Expired - Fee Related US6506636B2 (en) 2000-05-12 2001-05-09 Method of manufacturing a semiconductor device having a crystallized amorphous silicon film
US10/323,638 Abandoned US20030162334A1 (en) 2000-05-12 2002-12-20 Method of manufacturing a semiconductor device
US11/066,253 Expired - Fee Related US7169689B2 (en) 2000-05-12 2005-02-28 Method of manufacturing a semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/851,492 Expired - Fee Related US6506636B2 (en) 2000-05-12 2001-05-09 Method of manufacturing a semiconductor device having a crystallized amorphous silicon film

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/066,253 Expired - Fee Related US7169689B2 (en) 2000-05-12 2005-02-28 Method of manufacturing a semiconductor device

Country Status (2)

Country Link
US (3) US6506636B2 (en)
JP (1) JP4588167B2 (en)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6555449B1 (en) * 1996-05-28 2003-04-29 Trustees Of Columbia University In The City Of New York Methods for producing uniform large-grained and grain boundary location manipulated polycrystalline thin film semiconductors using sequential lateral solidfication
JP3980159B2 (en) * 1998-03-05 2007-09-26 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6346730B1 (en) * 1999-04-06 2002-02-12 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device having a pixel TFT formed in a display region and a drive circuit formed in the periphery of the display region on the same substrate
JP2001035808A (en) 1999-07-22 2001-02-09 Semiconductor Energy Lab Co Ltd Wiring and its creating method, semiconductor device having this wiring, and dry-etching method therefor
US6825488B2 (en) 2000-01-26 2004-11-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US6830993B1 (en) * 2000-03-21 2004-12-14 The Trustees Of Columbia University In The City Of New York Surface planarization of thin silicon films during and after processing by the sequential lateral solidification method
TWI286338B (en) * 2000-05-12 2007-09-01 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
JP4588167B2 (en) * 2000-05-12 2010-11-24 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US7115503B2 (en) 2000-10-10 2006-10-03 The Trustees Of Columbia University In The City Of New York Method and apparatus for processing thin metal layers
TW515104B (en) * 2000-11-06 2002-12-21 Semiconductor Energy Lab Electro-optical device and method of manufacturing the same
JP2002151698A (en) 2000-11-14 2002-05-24 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
TW525216B (en) 2000-12-11 2003-03-21 Semiconductor Energy Lab Semiconductor device, and manufacturing method thereof
US6825496B2 (en) 2001-01-17 2004-11-30 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
SG160191A1 (en) * 2001-02-28 2010-04-29 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
US6830994B2 (en) * 2001-03-09 2004-12-14 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device having a crystallized semiconductor film
JP4926329B2 (en) 2001-03-27 2012-05-09 株式会社半導体エネルギー研究所 Semiconductor device, method for manufacturing the same, and electric appliance
SG116443A1 (en) * 2001-03-27 2005-11-28 Semiconductor Energy Lab Wiring and method of manufacturing the same, and wiring board and method of manufacturing the same.
US6828584B2 (en) * 2001-05-18 2004-12-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
DE10126651A1 (en) * 2001-06-01 2002-12-12 Basf Coatings Ag Use of copolymers with diphenylethylene units as emulsifiers for the production of powder slurry and coating powder for use in coating materials, adhesives and sealants, e.g. for painting cars
DE10126650B4 (en) * 2001-06-01 2005-08-18 Basf Coatings Ag Functional organic powders, process for their preparation and their use
JP2003045874A (en) 2001-07-27 2003-02-14 Semiconductor Energy Lab Co Ltd Metallized wiring and its forming method, metallized wiring board and its producing method
JP4709442B2 (en) * 2001-08-28 2011-06-22 株式会社 日立ディスプレイズ Thin film transistor manufacturing method
US6737302B2 (en) * 2001-10-31 2004-05-18 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method for field-effect transistor
US6773944B2 (en) * 2001-11-07 2004-08-10 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
JP3961310B2 (en) * 2002-02-21 2007-08-22 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP4216092B2 (en) * 2002-03-08 2009-01-28 株式会社半導体エネルギー研究所 Liquid crystal display
US6803902B2 (en) * 2002-04-02 2004-10-12 Koninklijke Philips Electronics N.V. Variable rate row addressing method
JP2006512749A (en) * 2002-08-19 2006-04-13 ザ トラスティーズ オブ コロンビア ユニヴァーシティ イン ザ シティ オブ ニューヨーク Single-shot semiconductor processing system and method having various irradiation patterns
TWI360707B (en) * 2002-08-19 2012-03-21 Univ Columbia Process and system for laser crystallization proc
TW565944B (en) * 2002-10-09 2003-12-11 Toppoly Optoelectronics Corp Method of forming a low temperature polysilicon thin film transistor
US7335255B2 (en) * 2002-11-26 2008-02-26 Semiconductor Energy Laboratory, Co., Ltd. Manufacturing method of semiconductor device
US7452257B2 (en) * 2002-12-27 2008-11-18 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a display device
WO2004075263A2 (en) * 2003-02-19 2004-09-02 The Trustees Of Columbia University In The City Of New York System and process for processing a plurality of semiconductor thin films which are crystallized using sequential lateral solidification techniques
TWI351713B (en) * 2003-09-16 2011-11-01 Univ Columbia Method and system for providing a single-scan, con
TWI359441B (en) 2003-09-16 2012-03-01 Univ Columbia Processes and systems for laser crystallization pr
WO2005029546A2 (en) * 2003-09-16 2005-03-31 The Trustees Of Columbia University In The City Of New York Method and system for providing a continuous motion sequential lateral solidification for reducing or eliminating artifacts, and a mask for facilitating such artifact reduction/elimination
US7164152B2 (en) * 2003-09-16 2007-01-16 The Trustees Of Columbia University In The City Of New York Laser-irradiated thin films having variable thickness
TWI366859B (en) 2003-09-16 2012-06-21 Univ Columbia System and method of enhancing the width of polycrystalline grains produced via sequential lateral solidification using a modified mask pattern
US7318866B2 (en) 2003-09-16 2008-01-15 The Trustees Of Columbia University In The City Of New York Systems and methods for inducing crystallization of thin films using multiple optical paths
US7364952B2 (en) * 2003-09-16 2008-04-29 The Trustees Of Columbia University In The City Of New York Systems and methods for processing thin films
US7311778B2 (en) * 2003-09-19 2007-12-25 The Trustees Of Columbia University In The City Of New York Single scan irradiation for crystallization of thin films
KR100600874B1 (en) * 2004-06-09 2006-07-14 삼성에스디아이 주식회사 Thin Film Transitor and Method of fabricating thereof
US8217396B2 (en) 2004-07-30 2012-07-10 Semiconductor Energy Laboratory Co., Ltd. Display device comprising electrode layer contacting wiring in the connection region and extending to pixel region
KR100666564B1 (en) * 2004-08-04 2007-01-09 삼성에스디아이 주식회사 Method for fabricating thin film transistor
US7247813B2 (en) * 2004-10-13 2007-07-24 Advanced Lcd Technologies Development Center Co., Ltd. Crystallization apparatus using pulsed laser beam
US7645337B2 (en) * 2004-11-18 2010-01-12 The Trustees Of Columbia University In The City Of New York Systems and methods for creating crystallographic-orientation controlled poly-silicon films
US8221544B2 (en) 2005-04-06 2012-07-17 The Trustees Of Columbia University In The City Of New York Line scan sequential lateral solidification of thin films
US20090218577A1 (en) * 2005-08-16 2009-09-03 Im James S High throughput crystallization of thin films
TW200733240A (en) * 2005-12-05 2007-09-01 Univ Columbia Systems and methods for processing a film, and thin films
GB2434767A (en) * 2006-02-02 2007-08-08 Xsil Technology Ltd Laser machining
CN101490834A (en) * 2006-07-19 2009-07-22 分子间公司 Method and system for isolated and discretized process sequence integration
US20080217563A1 (en) * 2007-03-07 2008-09-11 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device and semiconductor manufacturing apparatus
US8614471B2 (en) * 2007-09-21 2013-12-24 The Trustees Of Columbia University In The City Of New York Collections of laterally crystallized semiconductor islands for use in thin film transistors
KR20100074179A (en) 2007-09-25 2010-07-01 더 트러스티이스 오브 콜롬비아 유니버시티 인 더 시티 오브 뉴욕 Methods of producing high uniformity in thin film transistor devices fabricated on laterally crystallized thin films
WO2009067688A1 (en) 2007-11-21 2009-05-28 The Trustees Of Columbia University In The City Of New York Systems and methods for preparing epitaxially textured polycrystalline films
US8012861B2 (en) 2007-11-21 2011-09-06 The Trustees Of Columbia University In The City Of New York Systems and methods for preparing epitaxially textured polycrystalline films
CN103354204A (en) * 2007-11-21 2013-10-16 纽约市哥伦比亚大学理事会 System and method for preparing epitaxial textured thick films
US20090179160A1 (en) * 2008-01-16 2009-07-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor substrate manufacturing apparatus
US8569155B2 (en) * 2008-02-29 2013-10-29 The Trustees Of Columbia University In The City Of New York Flash lamp annealing crystallization for large area thin films
WO2009108936A1 (en) * 2008-02-29 2009-09-03 The Trustees Of Columbia University In The City Of New York Lithographic method of making uniform crystalline si films
WO2009111326A2 (en) * 2008-02-29 2009-09-11 The Trustees Of Columbia University In The City Of New York Flash light annealing for thin films
US8763682B2 (en) * 2008-06-20 2014-07-01 Orbital Technologies Corporation Condensing heat exchanger with hydrophilic antimicrobial coating
KR20110094022A (en) 2008-11-14 2011-08-19 더 트러스티이스 오브 콜롬비아 유니버시티 인 더 시티 오브 뉴욕 Systems and methods for the crystallization of thin films
US8461582B2 (en) * 2009-03-05 2013-06-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9646831B2 (en) 2009-11-03 2017-05-09 The Trustees Of Columbia University In The City Of New York Advanced excimer laser annealing for thin films
US8440581B2 (en) 2009-11-24 2013-05-14 The Trustees Of Columbia University In The City Of New York Systems and methods for non-periodic pulse sequential lateral solidification
US9087696B2 (en) 2009-11-03 2015-07-21 The Trustees Of Columbia University In The City Of New York Systems and methods for non-periodic pulse partial melt film processing
US8673791B2 (en) * 2012-05-25 2014-03-18 International Business Machines Corporation Method and apparatus for substrate-mask alignment
KR102360783B1 (en) * 2014-09-16 2022-02-10 삼성디스플레이 주식회사 display device

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5578520A (en) * 1991-05-28 1996-11-26 Semiconductor Energy Laboratory Co., Ltd. Method for annealing a semiconductor
US5643826A (en) * 1993-10-29 1997-07-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US5804471A (en) * 1992-12-04 1998-09-08 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating thin film transistor
US5892235A (en) * 1996-05-15 1999-04-06 Semiconductor Energy Laboratory Co., Ltd. Apparatus and method for doping
US6004831A (en) * 1991-09-25 1999-12-21 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a thin film semiconductor device
US6074901A (en) * 1993-12-03 2000-06-13 Semiconductor Energy Laboratory Co., Ltd. Process for crystallizing an amorphous silicon film and apparatus for fabricating the same
US6156997A (en) * 1995-05-31 2000-12-05 Semiconductor Energy Laboratory Co., Ltd. Laser processing method and laser processing apparatus
US6177302B1 (en) * 1990-11-09 2001-01-23 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a thin film transistor using multiple sputtering chambers
US20010003659A1 (en) * 1997-01-09 2001-06-14 Yoichiro Aya Method of manufacturing a semiconductor device
US6261881B1 (en) * 1998-08-21 2001-07-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device provided with semiconductor circuit consisting of semiconductor element and method of manufacturing the same
US6303963B1 (en) * 1998-12-03 2001-10-16 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and semiconductor circuit
US6329229B1 (en) * 1993-11-05 2001-12-11 Semiconductor Energy Laboratory Co., Ltd. Method for processing semiconductor device, apparatus for processing a semiconductor and apparatus for processing semiconductor device
US6605496B1 (en) * 1997-09-16 2003-08-12 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a bottom-gate-type thin film transistor using a heat relaxation layer during laser crystallization

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2923016B2 (en) 1990-09-17 1999-07-26 株式会社日立製作所 Method and apparatus for manufacturing thin film semiconductor
JP3431033B2 (en) 1993-10-29 2003-07-28 株式会社半導体エネルギー研究所 Semiconductor fabrication method
JP4162727B2 (en) * 1994-07-01 2008-10-08 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3464287B2 (en) 1994-09-05 2003-11-05 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6027960A (en) * 1995-10-25 2000-02-22 Semiconductor Energy Laboratory Co., Ltd. Laser annealing method and laser annealing device
JP3927634B2 (en) * 1995-10-25 2007-06-13 株式会社半導体エネルギー研究所 Laser annealing method and thin film transistor manufacturing method
JP3977455B2 (en) * 1995-11-29 2007-09-19 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3763908B2 (en) * 1996-10-30 2006-04-05 株式会社半導体エネルギー研究所 Laser irradiation system
JP2000114535A (en) * 1998-10-05 2000-04-21 Seiko Epson Corp Manufacture of thin-film transistor and semiconductor film forming device
JP4588167B2 (en) * 2000-05-12 2010-11-24 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6177302B1 (en) * 1990-11-09 2001-01-23 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a thin film transistor using multiple sputtering chambers
US6566175B2 (en) * 1990-11-09 2003-05-20 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing gate insulated field effect transistors
US5861337A (en) * 1991-05-28 1999-01-19 Semiconductor Energy Laboratory Co., Ltd. Method for annealing a semiconductor
US5578520A (en) * 1991-05-28 1996-11-26 Semiconductor Energy Laboratory Co., Ltd. Method for annealing a semiconductor
US6004831A (en) * 1991-09-25 1999-12-21 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a thin film semiconductor device
US5804471A (en) * 1992-12-04 1998-09-08 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating thin film transistor
US5643826A (en) * 1993-10-29 1997-07-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US6329229B1 (en) * 1993-11-05 2001-12-11 Semiconductor Energy Laboratory Co., Ltd. Method for processing semiconductor device, apparatus for processing a semiconductor and apparatus for processing semiconductor device
US6074901A (en) * 1993-12-03 2000-06-13 Semiconductor Energy Laboratory Co., Ltd. Process for crystallizing an amorphous silicon film and apparatus for fabricating the same
US6156997A (en) * 1995-05-31 2000-12-05 Semiconductor Energy Laboratory Co., Ltd. Laser processing method and laser processing apparatus
US5892235A (en) * 1996-05-15 1999-04-06 Semiconductor Energy Laboratory Co., Ltd. Apparatus and method for doping
US20010003659A1 (en) * 1997-01-09 2001-06-14 Yoichiro Aya Method of manufacturing a semiconductor device
US6605496B1 (en) * 1997-09-16 2003-08-12 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a bottom-gate-type thin film transistor using a heat relaxation layer during laser crystallization
US6261881B1 (en) * 1998-08-21 2001-07-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device provided with semiconductor circuit consisting of semiconductor element and method of manufacturing the same
US6303963B1 (en) * 1998-12-03 2001-10-16 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and semiconductor circuit

Also Published As

Publication number Publication date
US20050158922A1 (en) 2005-07-21
US7169689B2 (en) 2007-01-30
JP2001326174A (en) 2001-11-22
US20020013022A1 (en) 2002-01-31
US6506636B2 (en) 2003-01-14
JP4588167B2 (en) 2010-11-24

Similar Documents

Publication Publication Date Title
US6506636B2 (en) Method of manufacturing a semiconductor device having a crystallized amorphous silicon film
US8603899B2 (en) Method of manufacturing a semiconductor device
US8957424B2 (en) Electroluminescence display device
US7151015B2 (en) Semiconductor device and manufacturing method thereof
US6952023B2 (en) Light emitting device
US7538011B2 (en) Method of manufacturing a semiconductor device
US7709894B2 (en) Semiconductor device including a transistor with a gate electrode having a taper portion
US8138101B2 (en) Manufacturing method for semiconductor device
US20060220021A1 (en) Method of manufacturing a semiconductor device
US7306982B2 (en) Method of manufacturing a semiconductor device
JP4986332B2 (en) Method for manufacturing semiconductor device
JP4472082B2 (en) Method for manufacturing semiconductor device
JP2002083773A (en) Production method for semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION