US20030148070A1 - Carrier plate for micro-hybrid circuits - Google Patents

Carrier plate for micro-hybrid circuits Download PDF

Info

Publication number
US20030148070A1
US20030148070A1 US09/508,572 US50857200A US2003148070A1 US 20030148070 A1 US20030148070 A1 US 20030148070A1 US 50857200 A US50857200 A US 50857200A US 2003148070 A1 US2003148070 A1 US 2003148070A1
Authority
US
United States
Prior art keywords
substrate board
hybrid integrated
micro hybrid
metallic
micro
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/508,572
Inventor
Ulrich Goebel
Elmar Huber
Albert-Andreas Hoebel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to ROBERT BOSCH GMBH reassignment ROBERT BOSCH GMBH ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HOEBEL, ALBERT-ANDREAS, HUBER, ELMAR, GOEBEL, ULRICH
Publication of US20030148070A1 publication Critical patent/US20030148070A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/15—Ceramic or glass substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3733—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901—Structure
    • H01L2224/4903—Connectors having different sizes, e.g. different diameters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905—Shape
    • H01L2224/49051—Connectors having different shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01058—Cerium [Ce]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01068—Erbium [Er]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
    • H05K1/053—Insulated conductive substrates, e.g. insulated metal substrate the metal substrate being covered by an inorganic insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0104—Properties and characteristics in general
    • H05K2201/0116—Porous, e.g. foam
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09745—Recess in conductor, e.g. in pad or in metallic substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/1056—Metal over component, i.e. metal plate over component mounted on or embedded in PCB
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24479—Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness

Definitions

  • the invention relates to a substrate board for micro hybrid integrated circuits having a ceramic body.
  • a substrate board of the species is disclosed in U.S. Pat. No. 5,576,934. It is composed of a ceramic board, which is covered on its upper and lower sides by a metallic skin made of copper. The ceramic board is provided with recesses, which are bridged by the copper skin. These recesses function to receive components arranged on the lower side of the micro hybrid integrated circuits.
  • the copper skin is pressed in in the area of the recesses, so that these components, particularly heat-producing integrated circuits, are accommodated in the recesses.
  • the components are bonded to the substrate board using heat-conducting substances, in particular heat-conducting adhesive agents, that are applied between the components and the substrate board. In this manner, the heat generated by the components can be removed directly via the substrate board.
  • the substrate board according to the present invention whose ceramic body is a porous body whose cavities are infiltrated using a metallic substance, has the advantage that a very good thermal bonding of components to the substrate surface of a micro hybrid integrated circuit is possible.
  • the substrate board is distinguished by high thermal conductivity and a low thermal expansion coefficient. Due to the relatively small difference between the thermal expansion coefficients of micro hybrid integrated circuits and substrate boards, the two can be joined to each other using a very thin adhesive layer, and without great deformations. It is no longer necessary to use special heat-conducting substances.
  • MMC Metal Matrix Composite
  • a preferred material is Al—Si-Cermet. It is composed of a porous SiC ceramic, whose cavities are filled with aluminum. A substrate board made thereof can then be covered by a metallic skin of aluminum. Since aluminum is a metal that is easy to process, the layout-specific patterns can be laid down both by a mechanical processing of the aluminum layer as well as by inserts in the infiltration or casting tools. Thus, changes in the surface patterns can be realized rapidly. In this way, the manufacturing process also becomes simple and cost-effective.
  • Substrate boards of this type can be inserted into larger aluminum castings, including, for example, locally. In this manner, it is possible to realize a bonding of the substrate board, adjusted with respect to the thermal expansion coefficient, to a cast housing for micro hybrid control units. As a result, the number of assembly steps is reduced. In addition, ceramic material can be saved. The impact resistance of the MMCs is increased. Finally, by analogy to pure castings, it is possible to form molded parts freely.
  • supplemental insulating layers and/or metallic layers can be applied to the substrate board.
  • supplemental insulation layers an insulation of the micro hybrid integrated circuit with respect to the substrate board is possible at a high dielectric strength. In this manner, the ESD stability is increased. Components of this type can be used for high-voltage applications.
  • Additional metallic layers offer the possibility of introducing an additional shielding layer (e.g., electronic ground) independent of the potential of the substrate board.
  • an additional shielding layer e.g., electronic ground
  • the metallic skin can be patterned, so that the substrate board can also be used as a wiring plane. This measure also saves manufacturing costs.
  • the substrate board according to the invention therefore, in a simple, cost-effective manner, permits a multiplicity of variations for micro hybrid integrated circuits, depending on the concrete application.
  • FIG. 1 shows a schematic sectional view of a first exemplary embodiment of a substrate board according to the invention having a micro hybrid integrated circuit mounted on it;
  • FIG. 2 shows a depiction of a second exemplary embodiment, analogous to FIG. 1;
  • FIG. 3 shows a depiction of a third exemplary embodiment, analogous to FIG. 1.
  • FIG. 1 shows a sectional view of a unit 1 according to the invention having a substrate board 2 according to the invention in the form of an MMC heat sink and an electronic component 6 .
  • Substrate board 2 is composed of a ceramic body 3 made of Al—Si-Cermet.
  • a ceramic body 3 made of Al—Si-Cermet.
  • a porous SiC ceramic whose cavities are infiltrated by aluminum.
  • the manufacturing process is generally known; these materials can be obtained, e.g., from the Alcoa or Lanxide companies.
  • Ceramic body 3 depending on the application, is roughly 0.3 to 2 mm thick.
  • Ceramic body 3 is covered on its upper side 3 ′ and on its lower side 3 ′′ by a metallic skin 4 of aluminum.
  • the layer thickness of metallic skin 4 is roughly 0.6 mm.
  • Component 6 is composed of a multilayer, micro hybrid integrated circuit 7 and two integrated switching circuits 9 and 11 .
  • Micro hybrid integrated circuits 7 of this type are generally composed of a ceramic material and can have various components (such as resistors or transistors), which are integrated in the individual layers. They are connected by wires 8 , e.g., Al wire bonds, to external terminals not depicted here or to conductive patterns on metallic skin 4 of substrate board 2 .
  • Micro hybrid integrated circuit 7 is furnished in the exemplary embodiment with two integrated switching circuits 9 and 11 , e.g., flip-chip ICs.
  • Switching circuit 9 is arranged on upper side 7 ′ of micro hybrid integrated circuit 7 and is connected via wires 10 to conductive patterns on upper side 7 ′ of the micro hybrid integrated circuit.
  • Switching circuit 11 is located on lower side 7 ′′ of micro hybrid integrated circuit 7 .
  • Metallic skin 4 has a depression 5 , which accommodates integrated switching circuit 11 on lower side 7 ′′ of micro hybrid integrated circuit 7 .
  • the layer thickness of metallic skin 4 at this location is only 0.1 to 0.2 mm.
  • Depression 5 is layout-specific, i.e., with respect both to its size as well as to its position in metallic skin 5 , it is adjusted individually to the size and position of switching circuit 11 on lower side 7 ′′ of micro hybrid integrated circuit 7 .
  • Depression 5 can be produced using a variety of methods. In small series, a mechanical processing, e.g., milling, is appropriate. In particular, aluminum can be mechanically processed very easily. Thus depression 5 can also be rapidly adjusted to changes in the layout of micro hybrid integrated circuit 4 .
  • a further possibility that is advantageous particularly in large series lies in creating depression 5 during the manufacture of substrate board 2 , e.g., using inserts in the infiltration or casting tool.
  • Substrate board 2 according to the present invention is distinguished by high thermal conductivity and a low thermal expansion coefficient, which is comparable to that of the micro hybrid integrated circuit. Therefore, it is sufficient to fix micro hybrid integrated circuit 7 on substrate board 2 without prestressing using only a thin layer of a conductive adhesive 12 . In resulting unit 1 , as a result of the comparable thermal expansion coefficients, no significant stresses arise which could impair the strength of the bond between micro hybrid integrated circuit 7 and substrate board 2 to a relevant degree.
  • the heat produced by switching circuits 9 , 11 can also be directly dissipated to substrate board 2 according to the invention, without necessitating the interposition of a layer made of a special heat-conducting substance. Since substrate board 2 according to the invention is itself highly heat-conducting, the heat can also be rapidly and effectively dissipated to the outside.
  • switching circuit 11 is also fixed in depression 5 using conductive adhesive 12 .
  • FIG. 2 depicts a second exemplary embodiment of a substrate board 2 ′ in essentially the same arrangement as in FIG. 1.
  • the sole difference lies in the fact that on metallic skin 4 of substrate board 2 ′, provision is made for an insulating layer 13 , e.g., made of a ceramic material or a plastic. Micro hybrid integrated circuit 7 is secured on this layer 13 . Arrangements of this type increase the ESD stability and are suitable for high-voltage applications.
  • FIG. 3 depicts a further exemplary embodiment of a substrate board 2 ′′ according to the invention, in which on metallic skin 4 a further metallic layer 14 is applied.
  • Layer 14 is at a different electrical potential than substrate board 2 .
  • Layers 14 of this type offer an additional shielding layer independent of the potential of substrate board 2 in FIG. 1.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Porous Artificial Stone Or Porous Ceramic Products (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

The invention relates to a substrate board (2) for micro hybrid integrated circuits (7) having a ceramic body (3). According to the present invention, provision is made that the ceramic body (3) is a porous body, whose cavities are filled with aluminum. Due to the relatively small difference in thermal expansion coefficients of the substrate board (2) and the micro hybrid integrated circuit (7), a very good thermal bond of the micro hybrid integrated circuits (7) to the substrate board (2) is possible.

Description

    BACKGROUND INFORMATION
  • The invention relates to a substrate board for micro hybrid integrated circuits having a ceramic body. [0001]
  • A substrate board of the species is disclosed in U.S. Pat. No. 5,576,934. It is composed of a ceramic board, which is covered on its upper and lower sides by a metallic skin made of copper. The ceramic board is provided with recesses, which are bridged by the copper skin. These recesses function to receive components arranged on the lower side of the micro hybrid integrated circuits. In mounting micro hybrid integrated circuits on the substrate board, the copper skin is pressed in in the area of the recesses, so that these components, particularly heat-producing integrated circuits, are accommodated in the recesses. The components are bonded to the substrate board using heat-conducting substances, in particular heat-conducting adhesive agents, that are applied between the components and the substrate board. In this manner, the heat generated by the components can be removed directly via the substrate board. [0002]
  • However, the design of micro hybrid integrated circuits is individually distinctive. Therefore, no standardized substrate boards can be used, but rather they must be provided with the appropriate recesses individually. The manufacture of substrate boards of this type is therefore very cumbersome and, consequently, also very expensive. [0003]
  • In addition, a general problem lies in the thermal bonding of the micro hybrid integrated circuits to the substrate board. This is due to the varying thermal expansion coefficients. The solution described above involving heat-conducting intermediate layers requires additional components and process steps. Therefore, it is also very cumbersome and expensive. [0004]
    • ADVANTAGES OF THE INVENTION
  • In contrast, the substrate board according to the present invention, whose ceramic body is a porous body whose cavities are infiltrated using a metallic substance, has the advantage that a very good thermal bonding of components to the substrate surface of a micro hybrid integrated circuit is possible. The substrate board is distinguished by high thermal conductivity and a low thermal expansion coefficient. Due to the relatively small difference between the thermal expansion coefficients of micro hybrid integrated circuits and substrate boards, the two can be joined to each other using a very thin adhesive layer, and without great deformations. It is no longer necessary to use special heat-conducting substances. [0005]
  • Substrate boards of this type are produced using an infiltration process, in which the cavities are filled with the metal. This type of material is known under the designation “Metal Matrix Composite” (hereinafter: MMC). [0006]
  • As a result of the measures cited in the subclaims, advantageous refinements and improvements of the substrate board indicated in claim 1 are possible. [0007]
  • It is particularly advantageous to coat the substrate board with a supplemental metallic skin, which can be provided, in particular, with layout-specific depressions. In this way, it is possible using a standardized ceramic body to obtain surfaces having layout-specific patterns. The manufacture of layout-specific substrate boards of this type is therefore simple and cost-effective. [0008]
  • A preferred material is Al—Si-Cermet. It is composed of a porous SiC ceramic, whose cavities are filled with aluminum. A substrate board made thereof can then be covered by a metallic skin of aluminum. Since aluminum is a metal that is easy to process, the layout-specific patterns can be laid down both by a mechanical processing of the aluminum layer as well as by inserts in the infiltration or casting tools. Thus, changes in the surface patterns can be realized rapidly. In this way, the manufacturing process also becomes simple and cost-effective. [0009]
  • Substrate boards of this type can be inserted into larger aluminum castings, including, for example, locally. In this manner, it is possible to realize a bonding of the substrate board, adjusted with respect to the thermal expansion coefficient, to a cast housing for micro hybrid control units. As a result, the number of assembly steps is reduced. In addition, ceramic material can be saved. The impact resistance of the MMCs is increased. Finally, by analogy to pure castings, it is possible to form molded parts freely. [0010]
  • Embedding in castings in this manner is possible not only using Al—Si-Cermet, but using all metals from which MMCs can be manufactured. [0011]
  • In addition, supplemental insulating layers and/or metallic layers can be applied to the substrate board. In connection with supplemental insulation layers, an insulation of the micro hybrid integrated circuit with respect to the substrate board is possible at a high dielectric strength. In this manner, the ESD stability is increased. Components of this type can be used for high-voltage applications. [0012]
  • Additional metallic layers offer the possibility of introducing an additional shielding layer (e.g., electronic ground) independent of the potential of the substrate board. [0013]
  • In addition, the metallic skin can be patterned, so that the substrate board can also be used as a wiring plane. This measure also saves manufacturing costs. [0014]
  • The substrate board according to the invention, therefore, in a simple, cost-effective manner, permits a multiplicity of variations for micro hybrid integrated circuits, depending on the concrete application.[0015]
    • DRAWING
  • In the following, the invention is explained in greater detail on the basis of exemplary embodiments with reference to the drawings. The following are the contents: [0016]
  • FIG. 1 shows a schematic sectional view of a first exemplary embodiment of a substrate board according to the invention having a micro hybrid integrated circuit mounted on it; [0017]
  • FIG. 2 shows a depiction of a second exemplary embodiment, analogous to FIG. 1; [0018]
  • FIG. 3 shows a depiction of a third exemplary embodiment, analogous to FIG. 1.[0019]
  • FIG. 1 shows a sectional view of a unit [0020] 1 according to the invention having a substrate board 2 according to the invention in the form of an MMC heat sink and an electronic component 6.
  • [0021] Substrate board 2 is composed of a ceramic body 3 made of Al—Si-Cermet. In this context, it is a question of a porous SiC ceramic, whose cavities are infiltrated by aluminum. The manufacturing process is generally known; these materials can be obtained, e.g., from the Alcoa or Lanxide companies. Ceramic body 3, depending on the application, is roughly 0.3 to 2 mm thick.
  • [0022] Ceramic body 3 is covered on its upper side 3′ and on its lower side 3″ by a metallic skin 4 of aluminum. The layer thickness of metallic skin 4 is roughly 0.6 mm.
  • [0023] Component 6, schematically depicted in FIG. 1, is composed of a multilayer, micro hybrid integrated circuit 7 and two integrated switching circuits 9 and 11. Micro hybrid integrated circuits 7 of this type are generally composed of a ceramic material and can have various components (such as resistors or transistors), which are integrated in the individual layers. They are connected by wires 8, e.g., Al wire bonds, to external terminals not depicted here or to conductive patterns on metallic skin 4 of substrate board 2.
  • Micro hybrid [0024] integrated circuit 7 is furnished in the exemplary embodiment with two integrated switching circuits 9 and 11, e.g., flip-chip ICs. Switching circuit 9 is arranged on upper side 7′ of micro hybrid integrated circuit 7 and is connected via wires 10 to conductive patterns on upper side 7′ of the micro hybrid integrated circuit. Switching circuit 11 is located on lower side 7″ of micro hybrid integrated circuit 7.
  • Metallic skin [0025] 4 has a depression 5, which accommodates integrated switching circuit 11 on lower side 7″ of micro hybrid integrated circuit 7. The layer thickness of metallic skin 4 at this location is only 0.1 to 0.2 mm. Depression 5 is layout-specific, i.e., with respect both to its size as well as to its position in metallic skin 5, it is adjusted individually to the size and position of switching circuit 11 on lower side 7″ of micro hybrid integrated circuit 7. Depression 5 can be produced using a variety of methods. In small series, a mechanical processing, e.g., milling, is appropriate. In particular, aluminum can be mechanically processed very easily. Thus depression 5 can also be rapidly adjusted to changes in the layout of micro hybrid integrated circuit 4. A further possibility that is advantageous particularly in large series, lies in creating depression 5 during the manufacture of substrate board 2, e.g., using inserts in the infiltration or casting tool.
  • [0026] Substrate board 2 according to the present invention is distinguished by high thermal conductivity and a low thermal expansion coefficient, which is comparable to that of the micro hybrid integrated circuit. Therefore, it is sufficient to fix micro hybrid integrated circuit 7 on substrate board 2 without prestressing using only a thin layer of a conductive adhesive 12. In resulting unit 1, as a result of the comparable thermal expansion coefficients, no significant stresses arise which could impair the strength of the bond between micro hybrid integrated circuit 7 and substrate board 2 to a relevant degree.
  • As a result of the thin layer of conductive adhesive, the heat produced by switching [0027] circuits 9, 11 can also be directly dissipated to substrate board 2 according to the invention, without necessitating the interposition of a layer made of a special heat-conducting substance. Since substrate board 2 according to the invention is itself highly heat-conducting, the heat can also be rapidly and effectively dissipated to the outside.
  • In mounting micro hybrid [0028] integrated circuit 7 on substrate board 2, switching circuit 11 is also fixed in depression 5 using conductive adhesive 12.
  • FIG. 2 depicts a second exemplary embodiment of a [0029] substrate board 2′ in essentially the same arrangement as in FIG. 1. The sole difference lies in the fact that on metallic skin 4 of substrate board 2′, provision is made for an insulating layer 13, e.g., made of a ceramic material or a plastic. Micro hybrid integrated circuit 7 is secured on this layer 13. Arrangements of this type increase the ESD stability and are suitable for high-voltage applications.
  • FIG. 3 depicts a further exemplary embodiment of a [0030] substrate board 2″ according to the invention, in which on metallic skin 4 a further metallic layer 14 is applied. Layer 14 is at a different electrical potential than substrate board 2. Layers 14 of this type offer an additional shielding layer independent of the potential of substrate board 2 in FIG. 1.

Claims (6)

1. A substrate board (2) for micro hybrid integrated circuits (7) having a porous ceramic body (3) having cavities, the cavities being infiltrated by a metallic substance and the ceramic body (3) being covered by a metallic skin (4),
characterized in that the metallic skin (4) has one or more areas of reduced layer thickness, which form layout-specific depressions (5) for accommodating components (11) of the micro hybrid integrated circuits (7).
2. The substrate board as recited in claim 1,
characterized in that the layer thickness of the metallic skin (4) is roughly 0.4 to 0.8 mm, preferably roughly 0.6 mm.
3. The substrate board as recited in one of the preceding claims,
characterized in that the layer thickness of the areas is roughly 0.1 to 0.2 mm.
4. The substrate board as recited in one of the preceding claims,
characterized in that the metal used is aluminum.
5. The substrate board as recited in claim 4,
characterized in that it is inserted locally in certain areas of an aluminum casting.
6. The substrate board as recited in one of the preceding claims,
characterized in that it has at least one supplemental insulating layer (13) and/or at least one supplemental metallic layer (14).
US09/508,572 1997-09-13 1998-09-10 Carrier plate for micro-hybrid circuits Abandoned US20030148070A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19740330A DE19740330A1 (en) 1997-09-13 1997-09-13 Ceramic carrier plate for microhybrid circuits
DE19740330.1 1997-09-13

Publications (1)

Publication Number Publication Date
US20030148070A1 true US20030148070A1 (en) 2003-08-07

Family

ID=7842267

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/508,572 Abandoned US20030148070A1 (en) 1997-09-13 1998-09-10 Carrier plate for micro-hybrid circuits

Country Status (4)

Country Link
US (1) US20030148070A1 (en)
JP (1) JP4227300B2 (en)
DE (2) DE19740330A1 (en)
WO (1) WO1999014806A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040206534A1 (en) * 2001-08-31 2004-10-21 Olaf Lucke Power electronics component
US20050201069A1 (en) * 2004-03-15 2005-09-15 Denso Corporation Electronic device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10336171B3 (en) 2003-08-07 2005-02-10 Technische Universität Braunschweig Carolo-Wilhelmina Multi-chip circuit module and method of making this
DE102004047182A1 (en) * 2004-09-29 2006-03-30 Robert Bosch Gmbh Electronic device with a multilayer ceramic substrate
DE102011080299B4 (en) * 2011-08-02 2016-02-11 Infineon Technologies Ag Method of manufacturing a circuit carrier, and method of manufacturing a semiconductor device
DE102018207955B4 (en) * 2018-05-22 2023-05-17 Schweizer Electronic Ag Printed circuit board module with integrated power electronic metal-ceramic module and method for its production

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5374592A (en) * 1992-09-22 1994-12-20 Sgs-Thomson Microelectronics, Inc. Method for forming an aluminum metal contact
US6157082A (en) * 1997-03-18 2000-12-05 Lucent Technologies Inc. Semiconductor device having aluminum contacts or vias and method of manufacture therefor
US6248429B1 (en) * 1998-07-06 2001-06-19 Micron Technology, Inc. Metallized recess in a substrate

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5526867A (en) * 1988-11-10 1996-06-18 Lanxide Technology Company, Lp Methods of forming electronic packages
US4988645A (en) * 1988-12-12 1991-01-29 The United States Of America As Represented By The United States Department Of Energy Cermet materials prepared by combustion synthesis and metal infiltration
DE3922485C1 (en) * 1989-07-08 1990-06-13 Doduco Gmbh + Co Dr. Eugen Duerrwaechter, 7530 Pforzheim, De
DE4100145A1 (en) * 1990-01-10 1991-07-11 Murata Manufacturing Co Integrated circuit assembly substrate - has metal-ceramic composite material, with metal filling holes in ceramic plate
WO1992006495A1 (en) * 1990-09-27 1992-04-16 E.I. Du Pont De Nemours And Company Thermal stress-relieved composite microelectronic device
US5570502A (en) * 1991-04-08 1996-11-05 Aluminum Company Of America Fabricating metal matrix composites containing electrical insulators
DE4222474A1 (en) * 1992-07-09 1994-01-13 Bosch Gmbh Robert Assembly unit for multi-layer hybrid with power components
US5650592A (en) * 1993-04-05 1997-07-22 Olin Corporation Graphite composites for electronic packaging
US5981085A (en) * 1996-03-21 1999-11-09 The Furukawa Electric Co., Inc. Composite substrate for heat-generating semiconductor device and semiconductor apparatus using the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5374592A (en) * 1992-09-22 1994-12-20 Sgs-Thomson Microelectronics, Inc. Method for forming an aluminum metal contact
US6157082A (en) * 1997-03-18 2000-12-05 Lucent Technologies Inc. Semiconductor device having aluminum contacts or vias and method of manufacture therefor
US6248429B1 (en) * 1998-07-06 2001-06-19 Micron Technology, Inc. Metallized recess in a substrate

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040206534A1 (en) * 2001-08-31 2004-10-21 Olaf Lucke Power electronics component
US6846987B2 (en) 2001-08-31 2005-01-25 Siemens Aktiengesellschaft Power electronics component
US20050201069A1 (en) * 2004-03-15 2005-09-15 Denso Corporation Electronic device
US7375974B2 (en) 2004-03-15 2008-05-20 Denso Corporation Electronic device

Also Published As

Publication number Publication date
DE19881347D2 (en) 2000-06-15
JP2001516972A (en) 2001-10-02
WO1999014806A1 (en) 1999-03-25
JP4227300B2 (en) 2009-02-18
DE19740330A1 (en) 1999-03-25

Similar Documents

Publication Publication Date Title
US5650662A (en) Direct bonded heat spreader
US6201701B1 (en) Integrated substrate with enhanced thermal characteristics
KR102585450B1 (en) Molded package with chip carrier comprising brazed electrically conductive layers
US5506446A (en) Electronic package having improved wire bonding capability
US5015803A (en) Thermal performance package for integrated circuit chip
US5576934A (en) Mounting unit for a multilayer hybrid circuit having power components including a copper coated ceramic center board
JPH07161925A (en) Power module
US3766440A (en) Ceramic integrated circuit convector assembly
US20030148070A1 (en) Carrier plate for micro-hybrid circuits
JPH10335863A (en) Controller
JPH08191120A (en) Power semiconductor element substrate and manufacture thereof
EP4064340A1 (en) Power semiconductor module and manufacturing method
US5898128A (en) Electronic component
KR100957079B1 (en) Power device with a plastic molded package and direct bonded substrate
US20040226688A1 (en) Application specific apparatus for dissipating heat from multiple electronic components
US6194246B1 (en) Process for fabricating electronic devices having a thermally conductive substrate
JP3366012B2 (en) Housing for electric circuit
JPH03238852A (en) Mold type semiconductor integrated circuit
JPH0263141A (en) Manufacture of substrate for electronic component loading use
JP2612468B2 (en) Substrate for mounting electronic components
WO2023243306A1 (en) Semiconductor device
JPH0677678A (en) Heat sink structure
US20040218363A1 (en) Application specific heat-dissipating apparatus that provides electrical isolation for components
JPH0382142A (en) Semiconductor device
JPS61147554A (en) Hybrid ic module

Legal Events

Date Code Title Description
AS Assignment

Owner name: ROBERT BOSCH GMBH, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GOEBEL, ULRICH;HOEBEL, ALBERT-ANDREAS;HUBER, ELMAR;REEL/FRAME:010957/0960;SIGNING DATES FROM 20000515 TO 20000522

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION