US20030079909A1 - Stacking multiple devices using direct soldering - Google Patents

Stacking multiple devices using direct soldering Download PDF

Info

Publication number
US20030079909A1
US20030079909A1 US10/032,908 US3290801A US2003079909A1 US 20030079909 A1 US20030079909 A1 US 20030079909A1 US 3290801 A US3290801 A US 3290801A US 2003079909 A1 US2003079909 A1 US 2003079909A1
Authority
US
United States
Prior art keywords
pins
bump
pcb
solder
bottom side
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/032,908
Other versions
US6566610B1 (en
Inventor
Chinh Nguyen
Phu Hoang
Phan Hoang
Andy Le
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VIRTIUM LLC
Original Assignee
Virtium Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Virtium Technology Inc filed Critical Virtium Technology Inc
Assigned to VIRTIUM TECHNOLOGY, INC. reassignment VIRTIUM TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HOANG, PHAN, HOANG, PHU, LE, ANDY, NGUYEN, CHINH
Priority to US10/032,908 priority Critical patent/US6566610B1/en
Priority to TW091124314A priority patent/TW577162B/en
Priority to PCT/US2002/034923 priority patent/WO2003038865A2/en
Priority to EP02784352A priority patent/EP1459355A2/en
Priority to AU2002348133A priority patent/AU2002348133A1/en
Priority to US10/404,266 priority patent/US20030164247A1/en
Publication of US20030079909A1 publication Critical patent/US20030079909A1/en
Publication of US6566610B1 publication Critical patent/US6566610B1/en
Application granted granted Critical
Assigned to VIRTIUM LLC reassignment VIRTIUM LLC MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: VIRTIUM OPCO LLC, VIRTIUM TECHNOLOGY INC.
Assigned to MONROE CAPITAL MANAGEMENT ADVISORS, LLC, AS ADMINISTRATIVE AGENT reassignment MONROE CAPITAL MANAGEMENT ADVISORS, LLC, AS ADMINISTRATIVE AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VIRTIUM LLC
Assigned to MARANON CAPITAL, L.P., AS ADMINISTRATIVE AGENT reassignment MARANON CAPITAL, L.P., AS ADMINISTRATIVE AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VIRTIUM LLC
Assigned to CIBC BANK USA, AS ADMINISTRATIVE AGENT reassignment CIBC BANK USA, AS ADMINISTRATIVE AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VIRTIUM LLC
Assigned to VIRTIUM LLC reassignment VIRTIUM LLC RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MONROE CAPITAL MANAGEMENT ADVISORS, LLC, AS ADMINISTRATIVE AGENT
Assigned to VIRTIUM LLC reassignment VIRTIUM LLC RELEASE OF SECURITY INTEREST IN PATENTS Assignors: CIBC BANK USA
Assigned to VIRTIUM LLC reassignment VIRTIUM LLC RELEASE OF SECURITY INTERESTS IN PATENTS Assignors: MARANON CAPITAL, L.P.
Assigned to CERBERUS BUSINESS FINANCE AGENCY, LLC, AS COLLATERAL AGENT reassignment CERBERUS BUSINESS FINANCE AGENCY, LLC, AS COLLATERAL AGENT GRANT OF SECURITY INTEREST -- PATENTS Assignors: VIRTIUM LLC
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/144—Stacked arrangements of planar printed circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0364—Conductor shape
    • H05K2201/0367—Metallic bump or raised conductor not used as solder bump
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10439—Position of a single component
    • H05K2201/10477—Inverted
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • H05K2201/10515—Stacked components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954—Other details of electrical connections
    • H05K2201/10992—Using different connection materials, e.g. different solders, for the same connection
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/043—Reflowing of solder coated conductors, not during connection of components, e.g. reflowing solder paste
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3421—Leaded components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3463—Solder compositions in relation to features of the printed circuit board or the mounting process
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49147—Assembling terminal to base

Definitions

  • This invention relates to packaging.
  • the invention relates to stacking integrated circuit (IC) devices.
  • FIG. 1 is a diagram illustrating a module of multiple stacked IC devices in which one embodiment of the invention can be practiced.
  • FIG. 2 is a diagram illustrating a stacking element shown in FIG. 1 according to one embodiment of the invention.
  • FIG. 3 is a diagram illustrating an manufacturing/assembly process for the module shown in FIG. 1 according to another embodiment of the invention.
  • the present invention is a technique for stacking multiple IC devices.
  • the technique uses a stacking element inserted between a first device and a second device.
  • the stacking element includes a printed circuit board (PCB) and a number of solder bumps.
  • the PCB has a top side and a bottom side.
  • the first device and the second device have a number of external connecting elements, terminals, pins, or legs.
  • the top side is attached to the first pins of the first device.
  • the solder bumps are on the bottom side and attached to upper areas of the pins of the second device to provide electrical connections between the first pins and the second pins.
  • the technique provides stable and strong mechanical structure and solid electrical contacts. In addition, the technique is inexpensive because it may be carried out using standard soldering processes.
  • FIG. 1 is a diagram illustrating a system 100 in which one embodiment of the invention can be practiced.
  • the system 100 includes a module 105 and a motherboard 130 .
  • the module 105 includes N IC devices 110 1 to 110 N and N ⁇ 1 stacking elements 120 1 to 120 N ⁇ 1 where N is a positive integer number.
  • the N IC devices 110 1 to 110 N are stacked one on top of another in a vertical direction. As is known by one skilled in the art, the actual orientation of the module 105 may be in any suitable direction including vertical, horizontal, or angular.
  • the stacked IC devices 110 1 to 110 N provide a significant board spacing by having the same footprint as one IC device on the motherboard 130 .
  • the module 105 is rigid and has stable mechanical structure.
  • the N stacked IC devices 110 1 to 110 N are any IC devices such as memory devices, buffers, logic circuits, processors, etc.
  • the N IC devices 110 1 to 110 N are identical or like devices with similar pin-out and packaging.
  • memory devices such as dynamic random access memory (DRAM), static random access memory (SRAM), flash memory, read only memory, electrically erasable read only memory (EEROM) are suited for this application.
  • the N IC devices 110 1 to 110 N have the same packaging.
  • the packaging may be any suitable packaging such as surface mount devices (SMD) J-lead chip carrier (JLCC), gull-wing lead, thin quad flat pack (TQFP), plastic quad flat pack (PQFP), thin small outline package (TSOP), and shrink thin small outline package (STSOP).
  • SMD surface mount devices
  • JLCC J-lead chip carrier
  • TQFP thin quad flat pack
  • PQFP plastic quad flat pack
  • TSOP thin small outline package
  • STSOP shrink thin small outline package
  • Each of the N ⁇ 1 stacking elements 120 1 to 120 N ⁇ 1 is inserted between two IC devices of the N IC devices 110 1 to 110 N to provide electrical connections between the pins of these two devices.
  • Circuit lay-out in each of the N ⁇ 1 stacking elements 120 1 to 120 N ⁇ 1 provides suitable connections of the signals of the N IC devices 110 1 to 110 N such as no-connection, chip enable, etc.
  • the motherboard 130 contains other elements or devices including the module 105 .
  • the motherboard 130 may also contain signal traces that correspond to the pins of the N IC devices 110 and 110 N .
  • the bottom device 110 N of the module 105 is soldered on the motherboard 130 . Therefore, with respect to the surface of the motherboard 130 , the IC devices 110 to 110 N are stacked in the vertical direction. Note that the reference to the motherboard 130 is merely for illustrative purposes.
  • the module 105 may be placed on any board at any orientation.
  • FIG. 2 is a diagram illustrating the stacking element 120 k shown in FIG. 1 according to one embodiment of the invention.
  • the stacking element 120 k is inserted between a first device 110 k and a second device 110 k+1 .
  • the stacking element 120 k includes a printed circuit board (PCB) 210 and a number of solder bumps 262 and 264 .
  • PCB printed circuit board
  • the PCB 210 has a top side 213 and a bottom side 215 .
  • the top side 213 has a number of solder pads corresponding to the pins of the first device 110 k .
  • the bottom side 215 also has a number of solder pads corresponding to the pins of the second device 110 k+1 .
  • the solder pads have land patterns that conform to PCB assembly standards such as the Interconnecting and Packaging Electronic Circuits (IPC) American National Standards Institute (ANSI) or Electronic Industries Alliance (EIA) standard J-STD-001 “Requirements for Soldered Electrical and Electronic Assemblies” published by EIA in March 2000.
  • IPC Interconnecting and Packaging Electronic Circuits
  • ANSI American National Standards Institute
  • EIA Electronic Industries Alliance
  • the top side 213 is attached to the first device 110 k by soldering the pins of the first device 110 k to the solder pads 222 and 224 .
  • the soldering process that attaches the first device 110 k to the PCB 210 is a standard soldering process in manufacturing assembly.
  • the PCB 210 has a number of layers including a signal layer that has a number of signal traces 217 of conductive material to electrically connect the solder pads on the top side 213 to the solder pads on the bottom side 215 .
  • the PCB 210 is made of standard PCB material such as FR-4. The use of the PCB 210 provides strong mechanical support for the module 105 .
  • solder bumps 262 and 264 are located on the bottom side 215 and are attached to the upper areas of the pins of the second device 110 k+1 to provide electrical connections between the pins of the two devices 110 k and 110 k+1 . Since the upper area of the pin of the second device 110 k+1 has a large surface contact, the soldering to the pins of the second device 110 k+1 is solid and stable, satisfying or exceeding the requirements of assembly standards such as the IPC ANSI/J Standard 001C. In addition, the soldering process can be carried out using standard soldering processes used in a typical assembly line.
  • the solder bumps 262 and 264 are similar. For brevity, only the solder bump 262 is described in the following.
  • the solder bump 262 includes a first bump 242 and a second bump 252 .
  • the first bump 242 is in essence a raised solder pad.
  • the first bump 242 may be any conductive material formed on the solder pad during the fabrication of the PCB 210 or is a solder bump provided in a soldering process. When the first bump 242 is provided in a soldering process, it is soldered to the solder pad 232 to provide a pedestal having a height H.
  • the first bump 242 may be made by typical solder material such as a metal alloy composed of tin and lead with proper proportions.
  • the height H is typically less than a distance L between the bottom side 215 of the PCB 210 and the upper area of the pin 272 .
  • Typical values of H and L are 0.25 mm ⁇ 0.05 and 0.30 mm ⁇ 0.05, respectively.
  • other dimensions comparable with the IC device 110 k+1 and/or the PCB 210 may be used.
  • the first bump 242 is cured or treated in a first soldering process or pass. Typically, the first bump 242 has a fairly flat surface.
  • the second bump 252 is attached between the first bump 242 and the upper area the corresponding pin of the second device 110 k+1 .
  • the soldering process for the second bump 252 is a second soldering process or pass to electrically connect the first bump 242 to pin 272 of the second device 110 k+1 .
  • the solder bump 262 is described as having two solder bumps, it is contemplated that the solder bump 262 may be formed by a raised pad and a solder bump, one integrated solder bump, more than two solder bumps, one raised pad and two solder bumps, or any combination thereof.
  • the pedestal as provided by the first bump 242 serves a main purpose to shorten this distance so that the second bump 252 may be provided by a standard second soldering process.
  • the two solder bumps 242 and 252 therefore provide a solid and stable soldering contact between the solder pad 232 and the pin 272 .
  • FIG. 3 is a diagram illustrating a manufacturing/assembly process 300 for the module shown in FIG. 1 according to another embodiment of the invention.
  • the PCB 210 is pasted with the first bumps 242 on the solder pads on the bottom side of the PCB 210 in the solder station 310 .
  • the first bumps are typically high-temperature wet solder.
  • the PCB 210 with the first bumps 242 pasted on is cured or treated in an oven 320 to dry out and harden the first bumps.
  • the temperature used in the oven 320 is approximately 215° C. and the cure time or heating time is approximately 5 minutes. This process is referred to as a first soldering process or pass.
  • the process 300 starts a second soldering pass.
  • the first soldering pass and the second soldering pass are independent.
  • the second soldering pass may begin immediately or long after the first soldering pass.
  • the PCB 210 with the first bumps 242 is soldered to the IC devices 110 k and 110 k+1 in a standard solder station 330 in a typical PCB assembly procedure.
  • Other components or devices such as discrete elements (e.g., capacitors, resistors) may also be soldered in this solder station 330 accordingly.
  • the PCB 210 is pasted with the second bumps 252 on the first bumps 242 .
  • the second bumps 252 are typically standard-temperature wet solder.
  • the solder station 330 may be the same as or different than the solder station 310 . Then the PCB 210 with the first and second bumps go through a pick and place machine 340 .
  • the pick and place machine 340 places the IC device 110 k and other components or devices on the PCB 210 .
  • the IC device 110 k+1 is placed on the PCB 210 such that the upper area of pin 272 (FIG. 2) rests on this wet paste of the second bump 252 .
  • Other components and devices are also placed at appropriate places.
  • the PCB 210 with the first bumps, second bumps, the IC devices, and other components are cured or treated in an oven 350 to dry out the bumps.
  • the oven 350 may be the same as or different than the oven 320 .
  • the temperature used in the oven 350 is approximately 185° C. and the cure time or heating time is approximately 5 minutes.
  • pin 272 is soldered onto the first bump 242 via the second bump 252 making connection to solder pad 232 .
  • the complete assembly of the module 105 is inspected by an inspection station 360 .
  • the inspection may be manual or automatic to ensure that the soldering joints are properly formed. Defects such as bridging, shorts, opens, and solder voids can be detected. Other assembly conditions such as component placement, device identification, and orientation are also inspected as appropriate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Wire Bonding (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

In one embodiment of the invention, a stacking element includes a printed circuit board (PCB) and a plurality of solder bumps. The PCB has a top side and a bottom side. The top side is attached to first pins of a first device. The plurality of solder bumps are on the bottom side and attached to upper areas of second pins of a second device to provide electrical connections between the first pins and the second pins.

Description

    BACKGROUND
  • 1. [0001] 1. Field of the Invention
  • This invention relates to packaging. In particular, the invention relates to stacking integrated circuit (IC) devices. [0002]
  • 2. Description of Related Art [0003]
  • Demands for high density boards in microprocessor systems have created many challenges to the board assembly process. Among several methods, stacking multiple integrated circuit (IC) devices saves a significant amount of space on printed circuit board (PCB). [0004]
  • Existing techniques to stack multiple IC devices have a number of drawbacks. One technique solders the pins of the top device onto a flexible interconnecting element which is bent to be soldered to the pins of the bottom device. Another technique bends the pins of the top device and soldering the bent pins to the upper portion of the pins of the bottom device. Yet another technique solders the underneath area between the heel and the toe of the J-lead pins of the top device onto the surface area between the heel and the toe of the J-lead pins of the bottom device. These techniques have several disadvantages. First, the mechanical support is weak leading to easy mechanical failure. Second, the soldering is not solid and usually does not follow common manufacturing standard which may lead to unreliable electrical contacts. [0005]
  • Therefore, there is a need to have an efficient technique to stack multiple IC devices. [0006]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which: [0007]
  • FIG. 1 is a diagram illustrating a module of multiple stacked IC devices in which one embodiment of the invention can be practiced. [0008]
  • FIG. 2 is a diagram illustrating a stacking element shown in FIG. 1 according to one embodiment of the invention. [0009]
  • FIG. 3 is a diagram illustrating an manufacturing/assembly process for the module shown in FIG. 1 according to another embodiment of the invention. [0010]
    • DESCRIPTION OF THE INVENTION
  • The present invention is a technique for stacking multiple IC devices. The technique uses a stacking element inserted between a first device and a second device. The stacking element includes a printed circuit board (PCB) and a number of solder bumps. The PCB has a top side and a bottom side. The first device and the second device have a number of external connecting elements, terminals, pins, or legs. The top side is attached to the first pins of the first device. The solder bumps are on the bottom side and attached to upper areas of the pins of the second device to provide electrical connections between the first pins and the second pins. The technique provides stable and strong mechanical structure and solid electrical contacts. In addition, the technique is inexpensive because it may be carried out using standard soldering processes. [0011]
  • In the following description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these specific details are not required in order to practice the present invention. In other instances, well-known structures are shown in block diagram form in order not to obscure the present invention. [0012]
  • FIG. 1 is a diagram illustrating a [0013] system 100 in which one embodiment of the invention can be practiced. The system 100 includes a module 105 and a motherboard 130.
  • The [0014] module 105 includes N IC devices 110 1 to 110 N and N−1 stacking elements 120 1 to 120 N−1 where N is a positive integer number. The N IC devices 110 1 to 110 N are stacked one on top of another in a vertical direction. As is known by one skilled in the art, the actual orientation of the module 105 may be in any suitable direction including vertical, horizontal, or angular. The stacked IC devices 110 1 to 110 N provide a significant board spacing by having the same footprint as one IC device on the motherboard 130. The module 105 is rigid and has stable mechanical structure. The N stacked IC devices 110 1 to 110 N are any IC devices such as memory devices, buffers, logic circuits, processors, etc. In one embodiment, the N IC devices 110 1 to 110 N are identical or like devices with similar pin-out and packaging. In particular, memory devices such as dynamic random access memory (DRAM), static random access memory (SRAM), flash memory, read only memory, electrically erasable read only memory (EEROM) are suited for this application. The N IC devices 110 1 to 110 N have the same packaging. The packaging may be any suitable packaging such as surface mount devices (SMD) J-lead chip carrier (JLCC), gull-wing lead, thin quad flat pack (TQFP), plastic quad flat pack (PQFP), thin small outline package (TSOP), and shrink thin small outline package (STSOP).
  • Each of the N−1 [0015] stacking elements 120 1 to 120 N−1 is inserted between two IC devices of the N IC devices 110 1 to 110 N to provide electrical connections between the pins of these two devices. Circuit lay-out in each of the N−1 stacking elements 120 1 to 120 N−1 provides suitable connections of the signals of the N IC devices 110 1 to 110 N such as no-connection, chip enable, etc.
  • The [0016] motherboard 130 contains other elements or devices including the module 105. The motherboard 130 may also contain signal traces that correspond to the pins of the N IC devices 110 and 110 N. The bottom device 110 N of the module 105 is soldered on the motherboard 130. Therefore, with respect to the surface of the motherboard 130, the IC devices 110 to 110 N are stacked in the vertical direction. Note that the reference to the motherboard 130 is merely for illustrative purposes. The module 105 may be placed on any board at any orientation.
  • FIG. 2 is a diagram illustrating the [0017] stacking element 120 k shown in FIG. 1 according to one embodiment of the invention. The stacking element 120 k is inserted between a first device 110 k and a second device 110 k+1. The stacking element 120 k includes a printed circuit board (PCB) 210 and a number of solder bumps 262 and 264.
  • The PCB [0018] 210 has a top side 213 and a bottom side 215. The top side 213 has a number of solder pads corresponding to the pins of the first device 110 k. The bottom side 215 also has a number of solder pads corresponding to the pins of the second device 110 k+1. The solder pads have land patterns that conform to PCB assembly standards such as the Interconnecting and Packaging Electronic Circuits (IPC) American National Standards Institute (ANSI) or Electronic Industries Alliance (EIA) standard J-STD-001 “Requirements for Soldered Electrical and Electronic Assemblies” published by EIA in March 2000. Only a pair of solder pads 222 and 224 on the top side 213 and a pair of solder pads 232 and 234 on the bottom side 215 are shown for illustrative purposes only. The top side 213 is attached to the first device 110 k by soldering the pins of the first device 110 k to the solder pads 222 and 224. The soldering process that attaches the first device 110 k to the PCB 210 is a standard soldering process in manufacturing assembly.
  • The [0019] PCB 210 has a number of layers including a signal layer that has a number of signal traces 217 of conductive material to electrically connect the solder pads on the top side 213 to the solder pads on the bottom side 215. The PCB 210 is made of standard PCB material such as FR-4. The use of the PCB 210 provides strong mechanical support for the module 105.
  • The solder bumps [0020] 262 and 264 are located on the bottom side 215 and are attached to the upper areas of the pins of the second device 110 k+1 to provide electrical connections between the pins of the two devices 110 k and 110 k+1. Since the upper area of the pin of the second device 110 k+1 has a large surface contact, the soldering to the pins of the second device 110 k+1 is solid and stable, satisfying or exceeding the requirements of assembly standards such as the IPC ANSI/J Standard 001C. In addition, the soldering process can be carried out using standard soldering processes used in a typical assembly line.
  • The solder bumps [0021] 262 and 264 are similar. For brevity, only the solder bump 262 is described in the following. The solder bump 262 includes a first bump 242 and a second bump 252. The first bump 242 is in essence a raised solder pad. The first bump 242 may be any conductive material formed on the solder pad during the fabrication of the PCB 210 or is a solder bump provided in a soldering process. When the first bump 242 is provided in a soldering process, it is soldered to the solder pad 232 to provide a pedestal having a height H. The first bump 242 may be made by typical solder material such as a metal alloy composed of tin and lead with proper proportions. The height H is typically less than a distance L between the bottom side 215 of the PCB 210 and the upper area of the pin 272. Typical values of H and L are 0.25 mm±0.05 and 0.30 mm±0.05, respectively. As is known by one skilled in the art, other dimensions comparable with the IC device 110 k+1 and/or the PCB 210 may be used. The first bump 242 is cured or treated in a first soldering process or pass. Typically, the first bump 242 has a fairly flat surface. The second bump 252 is attached between the first bump 242 and the upper area the corresponding pin of the second device 110 k+1. The soldering process for the second bump 252 is a second soldering process or pass to electrically connect the first bump 242 to pin 272 of the second device 110 k+1. It should be noted that although the solder bump 262 is described as having two solder bumps, it is contemplated that the solder bump 262 may be formed by a raised pad and a solder bump, one integrated solder bump, more than two solder bumps, one raised pad and two solder bumps, or any combination thereof.
  • Since the distance L between the upper area of the [0022] pin 272 of the second device 110 k+1 to the bottom side 215 is usually larger than the size of a typical solder bump, the pedestal as provided by the first bump 242 serves a main purpose to shorten this distance so that the second bump 252 may be provided by a standard second soldering process. The two solder bumps 242 and 252 therefore provide a solid and stable soldering contact between the solder pad 232 and the pin 272. When all the pins of the first device 110 k and the second device 110 k+1 are attached to the PCB 210 in this manner, a strong mechanical structure can be created. Any number of devices may be stacked in the same way using a suitable number of stacking elements 120 k. The overall module 105 is therefore mechanically solid and electrically stable. In addition, since the entire process can be accomplished in a standard PCB assembly process, the manufacturing cost is inexpensive.
  • FIG. 3 is a diagram illustrating a manufacturing/[0023] assembly process 300 for the module shown in FIG. 1 according to another embodiment of the invention.
  • First, the [0024] PCB 210 is pasted with the first bumps 242 on the solder pads on the bottom side of the PCB 210 in the solder station 310. The first bumps are typically high-temperature wet solder. Then, the PCB 210 with the first bumps 242 pasted on is cured or treated in an oven 320 to dry out and harden the first bumps. In one embodiment, the temperature used in the oven 320 is approximately 215° C. and the cure time or heating time is approximately 5 minutes. This process is referred to as a first soldering process or pass.
  • After the first soldering pass, the [0025] process 300 starts a second soldering pass. The first soldering pass and the second soldering pass are independent. The second soldering pass may begin immediately or long after the first soldering pass. In the second soldering pass, the PCB 210 with the first bumps 242 is soldered to the IC devices 110 k and 110 k+1 in a standard solder station 330 in a typical PCB assembly procedure. Other components or devices such as discrete elements (e.g., capacitors, resistors) may also be soldered in this solder station 330 accordingly. The PCB 210 is pasted with the second bumps 252 on the first bumps 242. The second bumps 252 are typically standard-temperature wet solder. The solder station 330 may be the same as or different than the solder station 310. Then the PCB 210 with the first and second bumps go through a pick and place machine 340. The pick and place machine 340 places the IC device 110 k and other components or devices on the PCB 210. The IC device 110 k+1 is placed on the PCB 210 such that the upper area of pin 272 (FIG. 2) rests on this wet paste of the second bump 252. Other components and devices are also placed at appropriate places.
  • Then, the [0026] PCB 210 with the first bumps, second bumps, the IC devices, and other components are cured or treated in an oven 350 to dry out the bumps. The oven 350 may be the same as or different than the oven 320. In one embodiment, the temperature used in the oven 350 is approximately 185° C. and the cure time or heating time is approximately 5 minutes. As it dries after passing through the oven 350, pin 272 is soldered onto the first bump 242 via the second bump 252 making connection to solder pad 232.
  • Then, the complete assembly of the [0027] module 105 is inspected by an inspection station 360. The inspection may be manual or automatic to ensure that the soldering joints are properly formed. Defects such as bridging, shorts, opens, and solder voids can be detected. Other assembly conditions such as component placement, device identification, and orientation are also inspected as appropriate.
  • While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention. [0028]

Claims (24)

What is claimed is:
1. An apparatus comprising:
a printed circuit board (PCB) having a top side and a bottom side to attach to first pins of a first device to the top side; and
a plurality of solder bumps on the bottom side and attached to upper areas of second pins of a second device to provide electrical connections between the first pins and the second pins.
2. The apparatus of claim I wherein the top side has first solder pads soldered to the first pins.
3. The apparatus of claim 2 wherein the bottom side has second solder pads soldered to the plurality of solder bumps.
4. The apparatus of claim 3 wherein the PCB includes signal traces to connect the first solder pads to the second solder pads corresponding to the electrical connections between the first and second pins.
5. The apparatus of claim 3 wherein each of the solder bumps comprises:
a first bump soldered to one of the second solder pads to provide a pedestal having a height less than a distance between the bottom side of the PCB and one of the upper areas of one of the second pins, the first bump being provided by a first soldering pass; and
a second bump attached between the first bump and a corresponding upper area of one of the second pins of the second device in a second soldering pass to electrically connect the first bump to the one of the second pins.
6. The apparatus of claim 5 wherein at least one of the first and second soldering passes conforms to a manufacturing standard.
7. The apparatus of claim 1 wherein the first and second devices are identical devices.
8. The apparatus of claim 7 wherein the identical devices are memory devices.
9. A method comprises:
attaching a printed circuit board (PCB) having a top side and a bottom side to first pins of a first device to the top side; and
attaching a plurality of solder bumps on the bottom side to upper areas of second pins of a second device to provide electrical connections between the first pins and the second pins.
10. The method of claim 9 wherein the top side has first solder pads soldered to the first pins.
11. The method of claim 10 wherein the bottom side has second solder pads soldered to the plurality of solder bumps.
12. The method of claim 11 wherein attaching the PCB to the first pins comprises connecting the first solder pads to the second solder pads by signal traces in the PCB corresponding to the electrical connections between the first and second pins.
13. The method of claim 11 wherein attaching a plurality of solder bumps comprises:
providing a pedestal having a height less than a distance between the bottom side of the PCB and one of the upper areas of one of the second pins by a first bump soldered to one of the second solder pads, the first bump being provided by a first soldering pass; and
electrically connecting the first bump to the one of the second pins by a second bump attached between the first bump and a corresponding upper area of one of the second pins of the second device in a second soldering pass.
14. The method of claim 13 wherein at least one of the first and second soldering pass conforms to a manufacturing standard.
15. The method of claim 9 wherein the first and second devices are identical devices.
16. The method of claim 15 wherein the identical devices are memory devices.
17. A module comprising:
a first device and a second device having first pins and second pins, respectively; and
a stacking element to stack the first device on the second device, the stacking element comprising:
a printed circuit board (PCB) having a top side and a bottom side to attach to the first pins of the first device to the top side, and
a plurality of solder bumps on the bottom side and attached to upper areas of the second pins of the second device to provide electrical connections between the first pins and the second pins.
18. The module of claim 17 wherein the top side has first solder pads soldered to the first pins.
19. The module of claim 18 wherein the bottom side has second solder pads soldered to the plurality of solder bumps.
20. The module of claim 19 wherein the PCB includes signal traces to connect the first solder pads to the second solder pads corresponding to the electrical connections between the first and second pins.
21. The module of claim 19 wherein each of the solder bumps comprises:
a first bump soldered to one of the second solder pads to provide a pedestal having a height less than a distance between the bottom side of the PCB and one of the upper areas of one of the second pins, the first bump being provided by a first soldering pass; and
a second bump attached between the first bump and a corresponding upper area of one of the second pins of the second device in a second soldering pass to electrically connect the first bump to the one of the second pins.
22. The module of claim 21 wherein at least one of the first and second soldering passes conforms to a manufacturing standard.
23. The module of claim 17 wherein the first and second devices are identical devices.
24. The module of claim 23 wherein the identical devices are memory devices.
US10/032,908 2001-11-01 2001-11-01 Stacking multiple devices using direct soldering Expired - Lifetime US6566610B1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US10/032,908 US6566610B1 (en) 2001-11-01 2001-11-01 Stacking multiple devices using direct soldering
TW091124314A TW577162B (en) 2001-11-01 2002-10-22 Stacking element, stacking method and module thereof
AU2002348133A AU2002348133A1 (en) 2001-11-01 2002-10-31 Stacking multiple devices using direct soldering
EP02784352A EP1459355A2 (en) 2001-11-01 2002-10-31 Stacking multiple devices using direct soldering
PCT/US2002/034923 WO2003038865A2 (en) 2001-11-01 2002-10-31 Stacking multiple devices using direct soldering
US10/404,266 US20030164247A1 (en) 2001-11-01 2003-04-01 Stacking multiple devices using direct soldering

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/032,908 US6566610B1 (en) 2001-11-01 2001-11-01 Stacking multiple devices using direct soldering

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/404,266 Continuation US20030164247A1 (en) 2001-11-01 2003-04-01 Stacking multiple devices using direct soldering

Publications (2)

Publication Number Publication Date
US20030079909A1 true US20030079909A1 (en) 2003-05-01
US6566610B1 US6566610B1 (en) 2003-05-20

Family

ID=21867510

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/032,908 Expired - Lifetime US6566610B1 (en) 2001-11-01 2001-11-01 Stacking multiple devices using direct soldering
US10/404,266 Abandoned US20030164247A1 (en) 2001-11-01 2003-04-01 Stacking multiple devices using direct soldering

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/404,266 Abandoned US20030164247A1 (en) 2001-11-01 2003-04-01 Stacking multiple devices using direct soldering

Country Status (5)

Country Link
US (2) US6566610B1 (en)
EP (1) EP1459355A2 (en)
AU (1) AU2002348133A1 (en)
TW (1) TW577162B (en)
WO (1) WO2003038865A2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050161790A1 (en) * 2004-01-22 2005-07-28 Cheng-Hsun Tsai Stacked IC
US20120051152A1 (en) * 2010-08-31 2012-03-01 Timothy Hollis Buffer die in stacks of memory dies and methods
US20140305686A1 (en) * 2013-04-15 2014-10-16 Murata Manufacturing Co., Ltd. Multilayer wiring substrate and module including same
CN113573499A (en) * 2021-06-29 2021-10-29 联宝(合肥)电子科技有限公司 PoP assembly process and equipment

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100061065A1 (en) * 2008-09-10 2010-03-11 Kabushiki Kaisha Toshiba Electronic device
TW201228505A (en) * 2010-12-24 2012-07-01 Hon Hai Prec Ind Co Ltd Electronic device
CN114725704B (en) * 2018-08-03 2024-09-06 麦伦·沃克 Flexible interruptible radial bus and bus mounted beaded device

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4074342A (en) * 1974-12-20 1978-02-14 International Business Machines Corporation Electrical package for lsi devices and assembly process therefor
US5349495A (en) * 1989-06-23 1994-09-20 Vlsi Technology, Inc. System for securing and electrically connecting a semiconductor chip to a substrate
US5291375A (en) * 1991-09-30 1994-03-01 Kabushiki Kaisha Toshiba Printed circuit board and electric device configured to facilitate bonding
US5412538A (en) * 1993-07-19 1995-05-02 Cordata, Inc. Space-saving memory module
JP2991155B2 (en) * 1997-05-09 1999-12-20 日本電気株式会社 Electronic components and their mounting structures
FR2772998B1 (en) * 1997-12-23 2000-02-11 Aerospatiale DEVICE AND METHOD FOR INTERCONNECTING BETWEEN TWO ELECTRONIC DEVICES
JP4051531B2 (en) * 1999-07-22 2008-02-27 セイコーエプソン株式会社 Semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus
US6572387B2 (en) * 1999-09-24 2003-06-03 Staktek Group, L.P. Flexible circuit connector for stacked chip module
US6608763B1 (en) * 2000-09-15 2003-08-19 Staktek Group L.P. Stacking system and method
US6542393B1 (en) * 2002-04-24 2003-04-01 Ma Laboratories, Inc. Dual-bank memory module with stacked DRAM chips having a concave-shaped re-route PCB in-between

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050161790A1 (en) * 2004-01-22 2005-07-28 Cheng-Hsun Tsai Stacked IC
US20120051152A1 (en) * 2010-08-31 2012-03-01 Timothy Hollis Buffer die in stacks of memory dies and methods
US8582373B2 (en) * 2010-08-31 2013-11-12 Micron Technology, Inc. Buffer die in stacks of memory dies and methods
TWI496268B (en) * 2010-08-31 2015-08-11 Micron Technology Inc Buffer die in stacks of memory dies and methods
KR101737162B1 (en) 2010-08-31 2017-05-29 마이크론 테크놀로지, 인크. Buffer die in stacks of memory dies and methods
US9691444B2 (en) 2010-08-31 2017-06-27 Micron Technology, Inc. Buffer die in stacks of memory dies and methods
US20140305686A1 (en) * 2013-04-15 2014-10-16 Murata Manufacturing Co., Ltd. Multilayer wiring substrate and module including same
US9538644B2 (en) * 2013-04-15 2017-01-03 Murata Manufacturing Co., Ltd. Multilayer wiring substrate and module including same
CN113573499A (en) * 2021-06-29 2021-10-29 联宝(合肥)电子科技有限公司 PoP assembly process and equipment

Also Published As

Publication number Publication date
EP1459355A2 (en) 2004-09-22
AU2002348133A1 (en) 2003-05-12
US6566610B1 (en) 2003-05-20
WO2003038865A3 (en) 2004-03-11
WO2003038865A2 (en) 2003-05-08
US20030164247A1 (en) 2003-09-04
TW577162B (en) 2004-02-21

Similar Documents

Publication Publication Date Title
US6522018B1 (en) Ball grid array chip packages having improved testing and stacking characteristics
US5191404A (en) High density memory array packaging
US5910885A (en) Electronic stack module
US7167373B1 (en) Stacking multiple devices using flexible circuit
JPS5860562A (en) Package for high terminal number integrated circuit device
US6410861B1 (en) Low profile interconnect structure
JPH0621326A (en) Multiple package module on pc board and its formation method
US6177722B1 (en) Leadless array package
US6727718B2 (en) Electronic component package, printed circuit board, and method of inspecting the printed circuit board
GB2321339A (en) External connections for semiconductor chips
US6566610B1 (en) Stacking multiple devices using direct soldering
JP2001203435A (en) Connection structure of ball grid array type package
US6434817B1 (en) Method for joining an integrated circuit
KR960035997A (en) Semiconductor package and manufacturing method
JP3174536B2 (en) How to check the soldering condition
JP2901955B1 (en) Circuit board, board mounting method and circuit assembly
KR20010063032A (en) Stack-up package frame
KR940006872Y1 (en) Circuit substrate structure of multi chip module
KR20000007516A (en) Flip chip burn-in test substrate and burn-in testing method using thereof
JPH0120701Y2 (en)
JPH11307564A (en) Semiconductor device
KR20040070926A (en) PCB pad structures, fabricating methods thereof, and mounting method of SMD onto the same
JPH10321760A (en) Ic package structure using rigid-flexible substrate
JPS62244156A (en) Surface mounting package
JPH0463489A (en) Soldering structure for multiterminal surface mounting type component

Legal Events

Date Code Title Description
AS Assignment

Owner name: VIRTIUM TECHNOLOGY, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NGUYEN, CHINH;HOANG, PHU;HOANG, PHAN;AND OTHERS;REEL/FRAME:012423/0931

Effective date: 20011031

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: VIRTIUM LLC, ILLINOIS

Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:VIRTIUM TECHNOLOGY INC.;VIRTIUM OPCO LLC;REEL/FRAME:036284/0124

Effective date: 20150731

AS Assignment

Owner name: MONROE CAPITAL MANAGEMENT ADVISORS, LLC, AS ADMINI

Free format text: SECURITY INTEREST;ASSIGNOR:VIRTIUM LLC;REEL/FRAME:036310/0055

Effective date: 20150731

AS Assignment

Owner name: MARANON CAPITAL, L.P., AS ADMINISTRATIVE AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNOR:VIRTIUM LLC;REEL/FRAME:048515/0493

Effective date: 20190306

AS Assignment

Owner name: CIBC BANK USA, AS ADMINISTRATIVE AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNOR:VIRTIUM LLC;REEL/FRAME:048595/0533

Effective date: 20190306

AS Assignment

Owner name: VIRTIUM LLC, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MONROE CAPITAL MANAGEMENT ADVISORS, LLC, AS ADMINISTRATIVE AGENT;REEL/FRAME:048635/0794

Effective date: 20190306

AS Assignment

Owner name: CERBERUS BUSINESS FINANCE AGENCY, LLC, AS COLLATER

Free format text: GRANT OF SECURITY INTEREST -- PATENTS;ASSIGNOR:VIRTIUM LLC;REEL/FRAME:049160/0509

Effective date: 20190510

Owner name: VIRTIUM LLC, ILLINOIS

Free format text: RELEASE OF SECURITY INTERESTS IN PATENTS;ASSIGNOR:MARANON CAPITAL, L.P.;REEL/FRAME:049162/0827

Effective date: 20190510

Owner name: VIRTIUM LLC, ILLINOIS

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CIBC BANK USA;REEL/FRAME:050174/0645

Effective date: 20190510