US20030072174A1 - Method of writing to scalable magnetoresistance random access memory element - Google Patents
Method of writing to scalable magnetoresistance random access memory element Download PDFInfo
- Publication number
- US20030072174A1 US20030072174A1 US09/978,859 US97885901A US2003072174A1 US 20030072174 A1 US20030072174 A1 US 20030072174A1 US 97885901 A US97885901 A US 97885901A US 2003072174 A1 US2003072174 A1 US 2003072174A1
- Authority
- US
- United States
- Prior art keywords
- magnetoresistive memory
- memory device
- switching
- time
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Definitions
- This invention relates to semiconductor memory devices.
- the present invention relates to semiconductor random access memory devices that utilize a magnetic field.
- Non-volatile memory devices are an extremely important component in electronic systems.
- FLASH is the major non-volatile memory device in use today. Typical non-volatile memory devices use charges trapped in a floating oxide layer to store information. Disadvantages of FLASH memory include high voltage requirements and slow program and erase times. Also, FLASH memory has a poor write endurance of 10 4 -10 6 cycles before memory failure. In addition, to maintain reasonable data retention, the scaling of the gate oxide is restricted by the tunneling barrier seen by the electrons. Hence, FLASH memory is limited in the dimensions to which it can be scaled.
- MRAM magnetoresistive RAM
- a memory state in MRAM is not maintained by power, but rather by the direction of the magnetic moment vector.
- Storing data is accomplished by applying magnetic fields and causing a magnetic material in a MRAM device to be magnetized into either of two possible memory states. Recalling data is accomplished by sensing the resistive differences in the MRAM device between the two states.
- the magnetic fields for writing are created by passing currents through strip lines external to the magnetic structure or through the magnetic structures themselves.
- the switching field increases for a given shape and film thickness, requiring a larger magnetic field to switch.
- the total switching volume is reduced so that the energy barrier for reversal decreases.
- the energy barrier refers to the amount of energy needed to switch the magnetic moment vector from one state to the other.
- the energy barrier determines the data retention and error rate of the MRAM device and unintended reversals can occur due to thermofluctuations (superparamagnetism) if the barrier is too small.
- a major problem with having a small energy barrier is that it becomes extremely difficult to selectively switch one MRAM device in an array. Selectablility allows switching without inadvertently switching other MRAM devices.
- the switching field is produced by shape, the switching field becomes more sensitive to shape variations as the MRAM device decreases in size. With photolithography scaling becoming more difficult at smaller dimensions, MRAM devices will have difficulty maintaining tight switching distributions.
- the memory array includes a number of scalable magnetoresistive memory devices. For simplicity, we will look at how the writing method applies to a single MRAM device, but it will be understood that the writing method applies to any number of MRAM devices.
- the MRAM device used to illustrate the writing method includes a word line and a digit line positioned adjacent to a magnetoresistive memory element.
- the magnetoresistive memory element includes a pinned magnetic region positioned adjacent to the digit line.
- a tunneling barrier is positioned on the pinned magnetic region.
- a free magnetic region is then positioned on the tunneling barrier and adjacent to the word line.
- the pinned magnetic region has a resultant magnetic moment vector that is fixed in a preferred direction.
- the free magnetic region includes synthetic anti-ferromagnetic (hereinafter referred to as “SAF”) layer material.
- SAF synthetic anti-ferromagnetic
- the synthetic anti-ferromagnetic layer material includes N anti-ferromagnetically coupled layers of a ferromagnetic material, where N is a whole number greater than or equal to two.
- the N layers define a magnetic switching volume that can be adjusted by changing N.
- the N ferromagnetic layers are anti-ferromagnetically coupled by sandwiching an anti-ferromagnetic coupling spacer layer between each adjacent ferromagnetic layer. Further, each N layer has a moment adjusted to provide an optimized writing mode.
- N is equal to two so that the synthetic anti-ferromagnetic layer material is a tri-layer structure of a ferromagnetic layer/anti-ferromagnetic coupling spacer layer/ferromagnetic layer.
- the two ferromagnetic layers in the tri-layer structure have magnetic moment vectors M 1 and M 2 , respectively, and the magnetic moment vectors are usually oriented anti-parallel by the coupling of the anti-ferromagnetic coupling spacer layer.
- Anti-ferromagnetic coupling is also generated by the magnetostatic fields of the layers in the MRAM structure. Therefore, the spacer layer need not necessarily provide any additional antiferromagnetic coupling beyond eliminating the ferromagnetic coupling between the two magnetic layers. More information as to the MRAM device used to illustrate the writing method can be found in a copending U.S. Patent Application entitled “Magnetoresistance Random Access Memory for Improved Scalability” filed of even date herewith, and incorporated herein by reference.
- the resultant magnetic moment vector of the tri-layer structure is free to rotate with an applied magnetic field. In zero field the resultant magnetic moment vector will be stable in a direction, determined by the magnetic anisotropy, that is either parallel or anti-parallel with respect to the resultant magnetic moment vector of the pinned reference layer.
- the term “resultant magnetic moment vector” is used only for purposes of this description and for the case of totally balanced moments, the resultant magnetic moment vector can be zero in the absence of a magnetic field. As described below, only the sub-layer magnetic moment vectors adjacent to the tunnel barrier determine the state of the memory.
- the current through the MRAM device depends on the tunneling magnetoresistance, which is governed by the relative orientation of the magnetic moment vectors of the free and pinned layers directly adjacent to the tunneling barrier. If the magnetic moment vectors are parallel, then the MRAM device resistance is low and a voltage bias will induce a larger current through the device. This state is defined as a “1”. If the magnetic moment vectors are anti-parallel, then the MRAM device resistance is high and an applied voltage bias will induce a smaller current through the device. This state is defined as a “0”. It will be understood that these definitions are arbitrary and could be reversed, but are used in this example for illustrative purposes. Thus, in magnetoresistive memory, data storage is accomplished by applying magnetic fields that cause the magnetic moment vectors in the MRAM device to be orientated either one of parallel and anti-parallel directions relative to the magnetic moment vector in the pinned reference layer.
- the method of writing to the scalable MRAM device relies on the phenomenon of “spin-flop” for a nearly balanced SAF tri-layer structure.
- the term “nearly balanced” is defined such that the magnitude of the sub-layer moment fractional balance ratio is in the range 0 ⁇
- the spin-flop phenomenon lowers the total magnetic energy in an applied field by rotating the magnetic moment vectors of the ferromagnetic layers so that they are nominally orthogonal to the applied field direction but still predominantly anti-parallel to one another.
- the rotation, or flop, combined with a small deflection of each ferromagnetic magnetic moment vector in the direction of the applied field accounts for the decrease in total magnetic energy.
- the MRAM device can be written to using two distinct modes; a direct write mode or a toggle write mode. These modes are achieved using the same timed pulse sequence as will be described, but differ in the choice of magnetic sub-layer moment and polarity and magnitude of the magnetic field applied.
- Each writing method has its advantages. For example, when using the direct write mode, there is no need to determine the initial state of the MRAM device because the state is only switched if the state being written is different from the state that is stored. Although the direct writing method does not require knowledge of the state of the MRAM device before the writing sequence is initiated, it does require changing the polarity of both the word and digit line depending on which state is desired.
- the toggle writing mode works by reading the stored memory state and comparing that state with the new state to be written. After comparison, the MRAM device is only written to if the stored state and the new state are different.
- the MRAM device is constructed such that the magnetic anisotropy axis is ideally at a 45° angle to the word and digit lines. Hence, the magnetic moment vectors M 1 and M 2 are oriented in a preferred direction at a 45° angle to the directions of the word line and digit line at a time t 0 .
- the following current pulse sequence is used. At a time t 1 , the word current is increased and M 1 and M 2 begin to rotate either clockwise or counterclockwise, depending on the direction of the word current, to align themselves nominally orthogonal to the field direction due to the spin-flop effect.
- the digit current is switched on.
- the digit current flows in a direction such that M 1 and M 2 are further rotated in the same direction as the rotation caused by the digit line magnetic field.
- both the word line current and the digit line current are on, with M 1 and M 2 being nominally orthogonal to the net magnetic field direction, which is 45° with respect to the current lines.
- the word line current is switched off, so that M 1 and M 2 are being rotated only by the digit line magnetic field. At this point, M 1 and M 2 have generally been rotated past their hard-axis instability points.
- the digit line current is switched off and M 1 and M 2 will align along the preferred anisotropy axis. At this point in time, M 1 and M 2 have been rotated 180° and the MRAM device has been switched. Thus, by sequentially switching the word and digit currents on and off, M 1 and M 2 of the MRAM device can be rotated by 180° so that the state of the device is switched.
- FIG. 1 is a simplified sectional view of a magnetoresistive random access memory device
- FIG. 2 is a simplified plan view of a magnetoresistive random access memory device with word and digit lines;
- FIG. 3 is a graph illustrating a simulation of the magnetic field amplitude combinations that produce the direct or toggle write mode in the magnetoresistive random access memory device
- FIG. 4 is a graph illustrating the timing diagram of the word current and the digit current when both are turned on;
- FIG. 5 is a diagram illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device for the toggle write mode when writing a ‘1’ to a ‘0’;
- FIG. 6 is a diagram illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device for the toggle write mode when writing a ‘0’ to a ‘1’;
- FIG. 7 is a graph illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device for the direct write mode when writing a ‘1’ to a ‘0’;
- FIG. 8 is a graph illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device for the direct write mode when writing a ‘0’ to a state that is already a ‘0’;
- FIG. 9 is a graph illustrating the timing diagram of the word current and the digit current when only the digit current is turned on.
- FIG. 10 is a graph illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device when only the digit current is turned on.
- FIG. 1 illustrates a simplified sectional view of an MRAM array 3 in accordance with the present invention.
- MRAM array 3 consists of a number of MRAM devices 10 and we are showing only one such device for simplicity in describing the writing method.
- MRAM device 10 is sandwiched therebetween a word line 20 and a digit line 30 .
- Word line 20 and digit line 30 include conductive material such that a current can be passed therethrough.
- word line 20 is positioned on top of MRAM device 10 and digit line 30 is positioned on the bottom of MRAM device 10 and is directed at a 90° angle to word line 20 (See FIG. 2).
- MRAM device 10 includes a first magnetic region 15 , a tunneling barrier 16 , and a second magnetic region 17 , wherein tunneling barrier 16 is sandwiched therebetween first magnetic region 15 and second magnetic region 17 .
- magnetic region 15 includes a tri-layer structure 18 , which has an anti-ferromagnetic coupling spacer layer 65 sandwiched therebetween two ferromagnetic layers 45 and 55 .
- Anti-ferromagnetic coupling spacer layer 65 has a thickness 86 and ferromagnetic layers 45 and 55 have thicknesses 41 and 51 , respectively.
- magnetic region 17 has a tri-layer structure 19 , which has an anti-ferromagnetic coupling spacer layer 66 sandwiched therebetween two ferromagnetic layers 46 and 56 .
- Anti-ferromagnetic coupling spacer layer 66 has a thickness 87 and ferromagnetic layers 46 and 56 have thicknesses 42 and 52 , respectively.
- anti-ferromagnetic coupling spacer layers 65 and 66 include at least one of the elements Ru, Os, Re, Cr, Rh, Cu, or combinations thereof. Further, ferromagnetic layers 45 , 55 , 46 , and 56 include at least one of elements Ni, Fe, Mn, Co, or combinations thereof. Also, it will be understood that magnetic regions 15 and 17 can include synthetic anti-ferromagnetic layer material structures other than tri-layer structures and the use of tri-layer structures in this embodiment is for illustrative purposes only.
- one such synthetic anti-ferromagnetic layer material structure could include a five-layer stack of a ferromagnetic layer/anti-ferromagnetic coupling spacer layer/ferromagnetic layer/anti-ferromagnetic coupling spacer layer/ferromagnetic layer structure.
- Ferromagnetic layers 45 and 55 each have a magnetic moment vector 57 and 53 , respectively, that are usually held anti-parallel by coupling of the anti-ferromagnetic coupling spacer layer 65 .
- magnetic region 15 has a resultant magnetic moment vector 40 and magnetic region 17 has a resultant magnetic moment vector 50 .
- Resultant magnetic moment vectors 40 and 50 are oriented along an anisotropy easy-axis in a direction that is at an angle, preferably 45°, from word line 20 and digit line 30 (See FIG. 2).
- magnetic region 15 is a free ferromagnetic region, meaning that resultant magnetic moment vector 40 is free to rotate in the presence of an applied magnetic field.
- Magnetic region 17 is a pinned ferromagnetic region, meaning that resultant magnetic moment vector 50 is not free to rotate in the presence of a moderate applied magnetic field and is used as the reference layer.
- anti-ferromagnetic coupling layers are illustrated between the two ferromagnetic layers in each tri-layer structure 18 , it will be understood that the ferromagnetic layers could be anti-ferromagnetically coupled through other means, such as magnetostatic fields or other features. For example, when the aspect ratio of a cell is reduced to five or less, the ferromagnetic layers are anti-parallel coupled from magnetostatic flux closure.
- MRAM device 10 has tri-layer structures 18 that have a length/width ratio in a range of 1 to 5 for a non-circular plan.
- a plan that is circular See FIG. 2.
- MRAM device 10 is circular in shape in the preferred embodiment to minimize the contribution to the switching field from shape anisotropy and also because it is easier to use photolithographic processing to scale the device to smaller dimensions laterally.
- MRAM device 10 can have other shapes, such as square, elliptical, rectangular, or diamond, but is illustrated as being circular for simplicity and improved performance.
- each succeeding layer i.e. 30 , 55 , 65 , etc.
- each MRAM device 10 may be defined by selective deposition, photolithography processing, etching, etc. in any of the techniques known in the semiconductor industry.
- a magnetic field is provided to set a preferred easy magnetic axis for this pair (induced anisotropy).
- the provided magnetic field creates a preferred anisotropy axis for magnetic moment vectors 53 and 57 .
- the preferred axis is chosen to be at a 45° angle between word line 20 and digit line 30 , as will be discussed presently.
- FIG. 2 illustrates a simplified plan view of a MRAM array 3 in accordance with the present invention.
- MRAM device 10 all directions will be referenced to an x- and y-coordinate system 100 as shown and to a clockwise rotation direction 94 and a counter-clockwise rotation direction 96 .
- N is equal to two so that MRAM device 10 includes one tri-layer structure in region 15 with magnetic moment vectors 53 and 57 , as well as resultant magnetic moment vector 40 . Also, only the magnetic moment vectors of region 15 are illustrated since they will be switched.
- a preferred anisotropy axis for magnetic moment vectors 53 and 57 is directed at a 45° angle relative to the negative x- and negative y-directions and at a 45° angle relative to the positive x- and positive y-directions.
- FIG. 2 shows that magnetic moment vector 53 is directed at a 45° angle relative to the negative x- and negative y-directions.
- magnetic moment vector 57 is generally oriented anti-parallel to magnetic moment vector 53 , it is directed at a 45° angle relative to the positive x- and positive y-directions. This initial orientation will be used to show examples of the writing methods, as will be discussed presently.
- a word current 60 is defined as being positive if flowing in a positive x-direction and a digit current 70 is defined as being positive if flowing in a positive y-direction.
- the purpose of word line 20 and digit line 30 is to create a magnetic field within MRAM device 10 .
- a positive word current 60 will induce a circumferential word magnetic field, H w 80
- a positive digit current 70 will induce a circumferential digit magnetic field, H D 90 . Since word line 20 is above MRAM device 10 , in the plane of the element, H w 80 will be applied to MRAM device 10 in the positive y-direction for a positive word current 60 .
- H D 90 will be applied to MRAM device 10 in the positive x-direction for a positive digit current 70 .
- positive and negative current flow are arbitrary and are defined here for illustrative purposes.
- the effect of reversing the current flow is to change the direction of the magnetic field induced within MRAM device 10 .
- the behavior of a current induced magnetic field is well known to those skilled in the art and will not be elaborated upon further here.
- FIG. 3 illustrates the simulated switching behavior of a SAF tri-layer structure.
- the simulation consists of two single domain magnetic layers that have close to the same moment (a nearly balanced SAF) with an intrinsic anisotropy, are coupled anti-ferromagnetically, and whose magnetization dynamics are described by the Landau-Lifshitz equation.
- the x-axis is the word line magnetic field amplitude in Oersteds
- the y-axis is the digit line magnetic field amplitude in Oersteds.
- the magnetic fields are applied in a pulse sequence 100 as shown in FIG. 4 wherein pulse sequence 100 includes word current 60 and digit current 70 as functions of time.
- FIG. 3 There are three regions of operation illustrated in FIG. 3. In a region 92 there is no switching. For MRAM operation in a region 95 , the direct writing method is in effect. When using the direct writing method, there is no need to determine the initial state of the MRAM device because the state is only switched if the state being written is different from the state that is stored. The selection of the written state is determined by the direction of current in both word line 20 and digit line 30 . For example, if a ‘1’ is desired to be written, then the direction of current in both lines will be positive. If a ‘1’ is already stored in the element and a ‘1’ is being written, then the final state of the MRAM device will continue to be a ‘1’.
- the toggle writing method is in effect.
- there is a need to determine the initial state of the MRAM device before writing because the state is switched every time the MRAM device is written to, regardless of the direction of the currents as long as the same polarity current pulses are chosen for both word line 20 and digit line 30 .
- the state of the device will be switched to a ‘0’ after one positive current pulse sequence is flowed through the word and digit lines. Repeating the positive current pulse sequence on the stored ‘0’ state returns it to a ‘1’.
- the initial state of MRAM device 10 must first be read and compared to the state to be written.
- the reading and comparing may require additional logic circuitry, including a buffer for storing information and a comparator for comparing memory states.
- MRAM device 10 is then written to only if the stored state and the state to be written are different.
- One of the advantages of this method is that the power consumed is lowered because only the differing bits are switched.
- An additional advantage of using the toggle writing method is that only uni-polar voltages are required and, consequently, smaller N-channel transistors can be used to drive the MRAM device. Throughout this disclosure, operation in region 97 will be defined as “toggle write mode”.
- Both writing methods involve supplying currents in word line 20 and digit line 30 such that magnetic moment vectors 53 and 57 can be oriented in one of two preferred directions as discussed previously.
- word line 20 and digit line 30 such that magnetic moment vectors 53 and 57 can be oriented in one of two preferred directions as discussed previously.
- FIG. 5 illustrates the toggle write mode for writing a ‘1’ to a ‘0’ using pulse sequence 100 .
- magnetic moment vectors 53 and 57 are oriented in the preferred directions as shown in FIG. 2. This orientation will be defined as a ‘1’.
- a positive word current 60 is turned on, which induces H w 80 to be directed in the positive y-direction.
- the effect of positive H w 80 is to cause the nearly balanced anti-aligned MRAM tri-layer to “FLOP” and become oriented approximately 90° to the applied field direction.
- the finite anti-ferromagnetic exchange interaction between ferromagnetic layers 45 and 55 will allow magnetic moment vectors 53 and 57 to now deflect at a small angle toward the magnetic field direction and resultant magnetic moment vector 40 will subtend the angle between magnetic moment vectors 53 and 57 and will align with H w 80 .
- magnetic moment vector 53 is rotated in clockwise direction 94 .
- resultant magnetic moment vector 40 is the vector addition of magnetic moment vectors 53 and 57
- magnetic moment vector 57 is also rotated in clockwise direction 94 .
- digit current 70 is turned off so a magnetic field force is not acting upon resultant magnetic moment vector 40 . Consequently, magnetic moment vectors 53 and 57 will become oriented in their nearest preferred directions to minimize the anisotropy energy.
- the preferred direction for magnetic moment vector 53 is at a 45° angle relative to the positive y- and positive x-directions. This preferred direction is also 180° from the initial direction of magnetic moment vector 53 at time t 0 and is defined as ‘0’. Hence, MRAM device 10 has been switched to a ‘0’.
- MRAM device 10 could also be switched by rotating magnetic moment vectors 53 , 57 , and 40 in counter clockwise direction 96 by using negative currents in both word line 20 and digit line 30 , but is shown otherwise for illustrative purposes.
- FIG. 6 illustrates the toggle write mode for writing a ‘0’ to a ‘1’ using pulse sequence 100 . Illustrated are the magnetic moment vectors 53 and 57 , as well as resultant magnetic moment vector 40 , at each of the times t 0 , t 1 , t 2 , t 3 , and t 4 as described previously showing the ability to switch the state of MRAM device 10 from ‘0’ to ‘1’ with the same current and magnetic field directions. Hence, the state of MRAM device 10 is written to with toggle write mode, which corresponds to region 97 in FIG. 3.
- magnetic moment vector 53 is larger in magnitude than magnetic moment vector 57 , so that magnetic moment vector 40 points in the same direction as magnetic moment vector 53 , but has a smaller magnitude in zero field.
- This unbalanced moment allows the dipole energy, which tends to align the total moment with the applied field, to break the symmetry of the nearly balanced SAF. Hence, switching can occur only in one direction for a given polarity of current.
- FIG. 7 illustrates an example of writing a ‘1’ to a ‘0’ using the direct write mode using pulse sequence 100 .
- the memory state is initially a ‘1’ with magnetic moment vector 53 directed 45° with respect to the negative x- and negative y-directions and magnetic moment vector 57 directed 45° with respect to the positive x- and positive y-directions.
- the writing occurs in a similar manner as the toggle write mode as described previously. Note that the moments again ‘FLOP’ at a time t 1 , but the resulting angle is canted from 90° due to the unbalanced moment and anisotropy.
- MRAM device 10 After time t 4 , MRAM device 10 has been switched to the ‘0’ state with resultant magnetic moment 40 oriented at a 45° angle in the positive x- and positive y-directions as desired. Similar results are obtained when writing a ‘0’ to a ‘1’ only now with negative word current 60 and negative digit current 70 .
- FIG. 8 illustrates an example of writing using the direct write mode when the new state is the same as the state already stored.
- a ‘0’ is already stored in MRAM device 10 and current pulse sequence 100 is now repeated to store a ‘0’.
- Magnetic moment vectors 53 and 57 attempt to “FLOP” at a time t 1 , but because the unbalanced magnetic moment must work against the applied magnetic field, the rotation is diminished. Hence, there is an additional energy barrier to rotate out of the reverse state.
- the dominant moment 53 is nearly aligned with the positive x-axis and less than 45° from its initial anisotropy direction.
- the magnetic field is directed along the positive x-axis.
- Region 95 in which the direct write mode applies can be expanded, i.e. toggle mode region 97 can be moved to higher magnetic fields, if the times t 3 and t 4 are equal or made as close to equal as possible.
- the magnetic field direction starts at 45° relative to the bit anisotropy axis when word current 60 turns on and then moves to parallel with the bit anisotropy axis when digit current 70 turns on.
- This example is similar to the typical magnetic field application sequence. However, now word current 60 and digit current 70 turn off substantially simultaneously, so that the magnetic field direction does not rotate any further.
- the applied field must be large enough so that the resultant magnetic moment vector 40 has already moved past its hard-axis instability point with both word current 60 and digit current 70 turned on.
- a toggle writing mode event is now less likely to occur, since the magnetic field direction is now rotated only 45°, instead of 90° as before.
- An advantage of having substantially coincident fall times, t 3 and t 4 is that now there are no additional restrictions on the order of the field rise times t 1 and t 2 .
- the magnetic fields can be turned on in any order or can also be substantially coincident.
- FIGS. 9 and 10 illustrate the writing methods described previously are highly selective because only the MRAM device that has both word current 60 and digit current 70 turned on between time t 2 and time t 3 will switch states. This feature is illustrated in FIGS. 9 and 10.
- FIG. 9 illustrates pulse sequence 100 when word current 60 is not turned on and digit current 70 is turned on.
- FIG. 10 illustrates the corresponding behavior of the state of MRAM device 10 .
- magnetic moment vectors 53 and 57 as well as resultant magnetic moment vector 40 , are oriented as described in FIG. 2.
- digit current 70 is turned on at a time t 1 .
- H D 90 will cause resultant magnetic moment vector 40 to be directed in the positive x-direction.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Semiconductor Memories (AREA)
- Hall/Mr Elements (AREA)
Abstract
Description
- This invention relates to semiconductor memory devices.
- More particularly, the present invention relates to semiconductor random access memory devices that utilize a magnetic field.
- Non-volatile memory devices are an extremely important component in electronic systems. FLASH is the major non-volatile memory device in use today. Typical non-volatile memory devices use charges trapped in a floating oxide layer to store information. Disadvantages of FLASH memory include high voltage requirements and slow program and erase times. Also, FLASH memory has a poor write endurance of 104-106 cycles before memory failure. In addition, to maintain reasonable data retention, the scaling of the gate oxide is restricted by the tunneling barrier seen by the electrons. Hence, FLASH memory is limited in the dimensions to which it can be scaled.
- To overcome these shortcomings, magnetic memory devices are being evaluated. One such device is magnetoresistive RAM (hereinafter referred to as “MRAM”) . To be commercially practical, however, MRAM must have comparable memory density to current memory technologies, be scalable for future generations, operate at low voltages, have low power consumption, and have competitive read/write speeds.
- For an MRAM device, the stability of the nonvolatile memory state, the repeatability of the read/write cycles, and the memory element-to-element switching field uniformity are three of the most important aspects of its design characteristics A memory state in MRAM is not maintained by power, but rather by the direction of the magnetic moment vector. Storing data is accomplished by applying magnetic fields and causing a magnetic material in a MRAM device to be magnetized into either of two possible memory states. Recalling data is accomplished by sensing the resistive differences in the MRAM device between the two states. The magnetic fields for writing are created by passing currents through strip lines external to the magnetic structure or through the magnetic structures themselves.
- As the lateral dimension of an MRAM device decreases, three problems occur. First, the switching field increases for a given shape and film thickness, requiring a larger magnetic field to switch. Second, the total switching volume is reduced so that the energy barrier for reversal decreases. The energy barrier refers to the amount of energy needed to switch the magnetic moment vector from one state to the other. The energy barrier determines the data retention and error rate of the MRAM device and unintended reversals can occur due to thermofluctuations (superparamagnetism) if the barrier is too small. A major problem with having a small energy barrier is that it becomes extremely difficult to selectively switch one MRAM device in an array. Selectablility allows switching without inadvertently switching other MRAM devices. Finally, because the switching field is produced by shape, the switching field becomes more sensitive to shape variations as the MRAM device decreases in size. With photolithography scaling becoming more difficult at smaller dimensions, MRAM devices will have difficulty maintaining tight switching distributions.
- It would be highly advantageous, therefore, to remedy the foregoing and other deficiencies inherent in the prior art.
- Accordingly, it is an object of the present invention to provide a new and improved method of writing to a magnetoresistive random access memory device.
- It is an object of the present invention to provide a new and improved method of writing to a magnetoresistive random access memory device which is highly selectable.
- It is another object of the present invention to provide a new and improved method of writing to a magnetoresistive random access memory device which has an improved error rate.
- It is another object of the present invention to provide a new and improved method of writing to a magnetoresistive random access memory device which has a switching field that is less dependant on shape.
- To achieve the objects and advantages specified above and others, a method of writing to a scalable magnetoresistive memory array is disclosed. The memory array includes a number of scalable magnetoresistive memory devices. For simplicity, we will look at how the writing method applies to a single MRAM device, but it will be understood that the writing method applies to any number of MRAM devices.
- The MRAM device used to illustrate the writing method includes a word line and a digit line positioned adjacent to a magnetoresistive memory element. The magnetoresistive memory element includes a pinned magnetic region positioned adjacent to the digit line. A tunneling barrier is positioned on the pinned magnetic region. A free magnetic region is then positioned on the tunneling barrier and adjacent to the word line. In the preferred embodiment, the pinned magnetic region has a resultant magnetic moment vector that is fixed in a preferred direction. Also, in the preferred embodiment, the free magnetic region includes synthetic anti-ferromagnetic (hereinafter referred to as “SAF”) layer material. The synthetic anti-ferromagnetic layer material includes N anti-ferromagnetically coupled layers of a ferromagnetic material, where N is a whole number greater than or equal to two. The N layers define a magnetic switching volume that can be adjusted by changing N. In the preferred embodiment, the N ferromagnetic layers are anti-ferromagnetically coupled by sandwiching an anti-ferromagnetic coupling spacer layer between each adjacent ferromagnetic layer. Further, each N layer has a moment adjusted to provide an optimized writing mode.
- In the preferred embodiment, N is equal to two so that the synthetic anti-ferromagnetic layer material is a tri-layer structure of a ferromagnetic layer/anti-ferromagnetic coupling spacer layer/ferromagnetic layer. The two ferromagnetic layers in the tri-layer structure have magnetic moment vectors M1 and M2, respectively, and the magnetic moment vectors are usually oriented anti-parallel by the coupling of the anti-ferromagnetic coupling spacer layer. Anti-ferromagnetic coupling is also generated by the magnetostatic fields of the layers in the MRAM structure. Therefore, the spacer layer need not necessarily provide any additional antiferromagnetic coupling beyond eliminating the ferromagnetic coupling between the two magnetic layers. More information as to the MRAM device used to illustrate the writing method can be found in a copending U.S. Patent Application entitled “Magnetoresistance Random Access Memory for Improved Scalability” filed of even date herewith, and incorporated herein by reference.
- The magnetic moment vectors in the two ferromagnetic layers in the MRAM device can have different thicknesses or material to provide a resultant magnetic moment vector given by ΔM=(M2−M1) and a sub-layer moment fractional balance ratio, Mbr=(M 2−M1)/(M2+M1)=ΔM/Mtotal. The resultant magnetic moment vector of the tri-layer structure is free to rotate with an applied magnetic field. In zero field the resultant magnetic moment vector will be stable in a direction, determined by the magnetic anisotropy, that is either parallel or anti-parallel with respect to the resultant magnetic moment vector of the pinned reference layer. It will be understood that the term “resultant magnetic moment vector” is used only for purposes of this description and for the case of totally balanced moments, the resultant magnetic moment vector can be zero in the absence of a magnetic field. As described below, only the sub-layer magnetic moment vectors adjacent to the tunnel barrier determine the state of the memory.
- The current through the MRAM device depends on the tunneling magnetoresistance, which is governed by the relative orientation of the magnetic moment vectors of the free and pinned layers directly adjacent to the tunneling barrier. If the magnetic moment vectors are parallel, then the MRAM device resistance is low and a voltage bias will induce a larger current through the device. This state is defined as a “1”. If the magnetic moment vectors are anti-parallel, then the MRAM device resistance is high and an applied voltage bias will induce a smaller current through the device. This state is defined as a “0”. It will be understood that these definitions are arbitrary and could be reversed, but are used in this example for illustrative purposes. Thus, in magnetoresistive memory, data storage is accomplished by applying magnetic fields that cause the magnetic moment vectors in the MRAM device to be orientated either one of parallel and anti-parallel directions relative to the magnetic moment vector in the pinned reference layer.
- The method of writing to the scalable MRAM device relies on the phenomenon of “spin-flop” for a nearly balanced SAF tri-layer structure. Here, the term “nearly balanced” is defined such that the magnitude of the sub-layer moment fractional balance ratio is in the
range 0≦|Mbr|≦0.1. The spin-flop phenomenon lowers the total magnetic energy in an applied field by rotating the magnetic moment vectors of the ferromagnetic layers so that they are nominally orthogonal to the applied field direction but still predominantly anti-parallel to one another. The rotation, or flop, combined with a small deflection of each ferromagnetic magnetic moment vector in the direction of the applied field accounts for the decrease in total magnetic energy. - In general, using the flop phenomenon and a timed pulse sequence, the MRAM device can be written to using two distinct modes; a direct write mode or a toggle write mode. These modes are achieved using the same timed pulse sequence as will be described, but differ in the choice of magnetic sub-layer moment and polarity and magnitude of the magnetic field applied.
- Each writing method has its advantages. For example, when using the direct write mode, there is no need to determine the initial state of the MRAM device because the state is only switched if the state being written is different from the state that is stored. Although the direct writing method does not require knowledge of the state of the MRAM device before the writing sequence is initiated, it does require changing the polarity of both the word and digit line depending on which state is desired.
- When using the toggle writing method, there is a need to determine the initial state of the MRAM device before writing because the state will be switched every time the same polarity pulse sequence is generated from both the word and digit lines. Thus, the toggle write mode works by reading the stored memory state and comparing that state with the new state to be written. After comparison, the MRAM device is only written to if the stored state and the new state are different.
- The MRAM device is constructed such that the magnetic anisotropy axis is ideally at a 45° angle to the word and digit lines. Hence, the magnetic moment vectors M1 and M2 are oriented in a preferred direction at a 45° angle to the directions of the word line and digit line at a time t0. As an example of the writing method, to switch the state of the MRAM device using either a direct or toggle write, the following current pulse sequence is used. At a time t1, the word current is increased and M1 and M2 begin to rotate either clockwise or counterclockwise, depending on the direction of the word current, to align themselves nominally orthogonal to the field direction due to the spin-flop effect. At a time t2, the digit current is switched on. The digit current flows in a direction such that M1 and M2 are further rotated in the same direction as the rotation caused by the digit line magnetic field. At this point in time, both the word line current and the digit line current are on, with M1 and M2 being nominally orthogonal to the net magnetic field direction, which is 45° with respect to the current lines.
- It is important to realize that when only one current is on, the magnetic field will cause M1 and M2 to align nominally in a direction parallel to either the word line or digit line. However, if both currents are on, then M1 and M2 will align nominally orthogonal to a 45° angle to the word line and digit line.
- At a time t3, the word line current is switched off, so that M1 and M2 are being rotated only by the digit line magnetic field. At this point, M1 and M2 have generally been rotated past their hard-axis instability points. At a time t4, the digit line current is switched off and M1 and M2 will align along the preferred anisotropy axis. At this point in time, M1 and M2 have been rotated 180° and the MRAM device has been switched. Thus, by sequentially switching the word and digit currents on and off, M1 and M2 of the MRAM device can be rotated by 180° so that the state of the device is switched.
- The foregoing and further and more specific objects and advantages of the instant invention will become readily apparent to those skilled in the art from the following detailed description of a preferred embodiment thereof taken in conjunction with the following drawings:
- FIG. 1 is a simplified sectional view of a magnetoresistive random access memory device;
- FIG. 2 is a simplified plan view of a magnetoresistive random access memory device with word and digit lines;
- FIG. 3 is a graph illustrating a simulation of the magnetic field amplitude combinations that produce the direct or toggle write mode in the magnetoresistive random access memory device;
- FIG. 4 is a graph illustrating the timing diagram of the word current and the digit current when both are turned on;
- FIG. 5 is a diagram illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device for the toggle write mode when writing a ‘1’ to a ‘0’;
- FIG. 6 is a diagram illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device for the toggle write mode when writing a ‘0’ to a ‘1’;
- FIG. 7 is a graph illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device for the direct write mode when writing a ‘1’ to a ‘0’;
- FIG. 8 is a graph illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device for the direct write mode when writing a ‘0’ to a state that is already a ‘0’;
- FIG. 9 is a graph illustrating the timing diagram of the word current and the digit current when only the digit current is turned on; and
- FIG. 10 is a graph illustrating the rotation of the magnetic moment vectors for a magnetoresistive random access memory device when only the digit current is turned on.
- Turn now to FIG. 1, which illustrates a simplified sectional view of an
MRAM array 3 in accordance with the present invention. In this illustration, only a singlemagnetoresistive memory device 10 is shown, but it will be understood thatMRAM array 3 consists of a number ofMRAM devices 10 and we are showing only one such device for simplicity in describing the writing method. -
MRAM device 10 is sandwiched therebetween aword line 20 and adigit line 30.Word line 20 anddigit line 30 include conductive material such that a current can be passed therethrough. In this illustration,word line 20 is positioned on top ofMRAM device 10 anddigit line 30 is positioned on the bottom ofMRAM device 10 and is directed at a 90° angle to word line 20 (See FIG. 2). -
MRAM device 10 includes a firstmagnetic region 15, atunneling barrier 16, and a secondmagnetic region 17, wherein tunnelingbarrier 16 is sandwiched therebetween firstmagnetic region 15 and secondmagnetic region 17. In the preferred embodiment,magnetic region 15 includes atri-layer structure 18, which has an anti-ferromagneticcoupling spacer layer 65 sandwiched therebetween twoferromagnetic layers coupling spacer layer 65 has athickness 86 andferromagnetic layers thicknesses magnetic region 17 has atri-layer structure 19, which has an anti-ferromagneticcoupling spacer layer 66 sandwiched therebetween twoferromagnetic layers coupling spacer layer 66 has athickness 87 andferromagnetic layers thicknesses - Generally, anti-ferromagnetic coupling spacer layers65 and 66 include at least one of the elements Ru, Os, Re, Cr, Rh, Cu, or combinations thereof. Further,
ferromagnetic layers magnetic regions - Ferromagnetic layers45 and 55 each have a
magnetic moment vector coupling spacer layer 65. Also,magnetic region 15 has a resultantmagnetic moment vector 40 andmagnetic region 17 has a resultantmagnetic moment vector 50. Resultantmagnetic moment vectors word line 20 and digit line 30 (See FIG. 2). Further,magnetic region 15 is a free ferromagnetic region, meaning that resultantmagnetic moment vector 40 is free to rotate in the presence of an applied magnetic field.Magnetic region 17 is a pinned ferromagnetic region, meaning that resultantmagnetic moment vector 50 is not free to rotate in the presence of a moderate applied magnetic field and is used as the reference layer. - While anti-ferromagnetic coupling layers are illustrated between the two ferromagnetic layers in each
tri-layer structure 18, it will be understood that the ferromagnetic layers could be anti-ferromagnetically coupled through other means, such as magnetostatic fields or other features. For example, when the aspect ratio of a cell is reduced to five or less, the ferromagnetic layers are anti-parallel coupled from magnetostatic flux closure. - In the preferred embodiment,
MRAM device 10 hastri-layer structures 18 that have a length/width ratio in a range of 1 to 5 for a non-circular plan. However, we illustrate a plan that is circular (See FIG. 2).MRAM device 10 is circular in shape in the preferred embodiment to minimize the contribution to the switching field from shape anisotropy and also because it is easier to use photolithographic processing to scale the device to smaller dimensions laterally. However, it will be understood thatMRAM device 10 can have other shapes, such as square, elliptical, rectangular, or diamond, but is illustrated as being circular for simplicity and improved performance. - Further, during fabrication of
MRAH array 3, each succeeding layer (i.e. 30, 55, 65, etc.) is deposited or otherwise formed in sequence and eachMRAM device 10 may be defined by selective deposition, photolithography processing, etching, etc. in any of the techniques known in the semiconductor industry. During deposition of at least theferromagnetic layers magnetic moment vectors word line 20 anddigit line 30, as will be discussed presently. - Turn now to FIG. 2, which illustrates a simplified plan view of a
MRAM array 3 in accordance with the present invention. To simplify the description ofMRAM device 10, all directions will be referenced to an x- and y-coordinatesystem 100 as shown and to aclockwise rotation direction 94 and acounter-clockwise rotation direction 96. To further simplify the description, it is again assumed that N is equal to two so thatMRAM device 10 includes one tri-layer structure inregion 15 withmagnetic moment vectors magnetic moment vector 40. Also, only the magnetic moment vectors ofregion 15 are illustrated since they will be switched. - To illustrate how the writing methods work, it is assumed that a preferred anisotropy axis for
magnetic moment vectors magnetic moment vector 53 is directed at a 45° angle relative to the negative x- and negative y-directions. Sincemagnetic moment vector 57 is generally oriented anti-parallel tomagnetic moment vector 53, it is directed at a 45° angle relative to the positive x- and positive y-directions. This initial orientation will be used to show examples of the writing methods, as will be discussed presently. - In the preferred embodiment, a word current60 is defined as being positive if flowing in a positive x-direction and a digit current 70 is defined as being positive if flowing in a positive y-direction. The purpose of
word line 20 anddigit line 30 is to create a magnetic field withinMRAM device 10. A positive word current 60 will induce a circumferential word magnetic field,H w 80, and a positive digit current 70 will induce a circumferential digit magnetic field,H D 90. Sinceword line 20 is aboveMRAM device 10, in the plane of the element,H w 80 will be applied toMRAM device 10 in the positive y-direction for a positive word current 60. Similarly, sincedigit line 30 is belowMRAM device 10, in the plane of the element,H D 90 will be applied toMRAM device 10 in the positive x-direction for a positive digit current 70. It will be understood that the definitions for positive and negative current flow are arbitrary and are defined here for illustrative purposes. The effect of reversing the current flow is to change the direction of the magnetic field induced withinMRAM device 10. The behavior of a current induced magnetic field is well known to those skilled in the art and will not be elaborated upon further here. - Turn now to FIG. 3, which illustrates the simulated switching behavior of a SAF tri-layer structure. The simulation consists of two single domain magnetic layers that have close to the same moment (a nearly balanced SAF) with an intrinsic anisotropy, are coupled anti-ferromagnetically, and whose magnetization dynamics are described by the Landau-Lifshitz equation. The x-axis is the word line magnetic field amplitude in Oersteds, and the y-axis is the digit line magnetic field amplitude in Oersteds. The magnetic fields are applied in a
pulse sequence 100 as shown in FIG. 4 whereinpulse sequence 100 includes word current 60 and digit current 70 as functions of time. - There are three regions of operation illustrated in FIG. 3. In a
region 92 there is no switching. For MRAM operation in aregion 95, the direct writing method is in effect. When using the direct writing method, there is no need to determine the initial state of the MRAM device because the state is only switched if the state being written is different from the state that is stored. The selection of the written state is determined by the direction of current in bothword line 20 anddigit line 30. For example, if a ‘1’ is desired to be written, then the direction of current in both lines will be positive. If a ‘1’ is already stored in the element and a ‘1’ is being written, then the final state of the MRAM device will continue to be a ‘1’. Further, if a ‘0’ is stored and a ‘1’ is being written with positive currents, then the final state of the MRAM device will be a ‘1’. Similar results are obtained when writing a ‘0’ by using negative currents in both the word and digit lines. Hence, either state can be programmed to the desired ‘1’ or ‘0’ with the appropriate polarity of current pulses, regardless of its initial state. Throughout this disclosure, operation inregion 95 will be defined as “direct write mode”. - For MRAM operation in a
region 97, the toggle writing method is in effect. When using the toggle writing method, there is a need to determine the initial state of the MRAM device before writing because the state is switched every time the MRAM device is written to, regardless of the direction of the currents as long as the same polarity current pulses are chosen for bothword line 20 anddigit line 30. For example, if a ‘1’ is initially stored then the state of the device will be switched to a ‘0’ after one positive current pulse sequence is flowed through the word and digit lines. Repeating the positive current pulse sequence on the stored ‘0’ state returns it to a ‘1’. Thus, to be able to write the memory element into the desired state, the initial state ofMRAM device 10 must first be read and compared to the state to be written. The reading and comparing may require additional logic circuitry, including a buffer for storing information and a comparator for comparing memory states.MRAM device 10 is then written to only if the stored state and the state to be written are different. One of the advantages of this method is that the power consumed is lowered because only the differing bits are switched. An additional advantage of using the toggle writing method is that only uni-polar voltages are required and, consequently, smaller N-channel transistors can be used to drive the MRAM device. Throughout this disclosure, operation inregion 97 will be defined as “toggle write mode”. - Both writing methods involve supplying currents in
word line 20 anddigit line 30 such thatmagnetic moment vectors magnetic moment vectors - Turn now to FIG. 5 which illustrates the toggle write mode for writing a ‘1’ to a ‘0’ using
pulse sequence 100. In this illustration at time t0,magnetic moment vectors - At a time t1, a positive word current 60 is turned on, which induces
H w 80 to be directed in the positive y-direction. The effect ofpositive H w 80 is to cause the nearly balanced anti-aligned MRAM tri-layer to “FLOP” and become oriented approximately 90° to the applied field direction. The finite anti-ferromagnetic exchange interaction betweenferromagnetic layers magnetic moment vectors magnetic moment vector 40 will subtend the angle betweenmagnetic moment vectors H w 80. Hence,magnetic moment vector 53 is rotated inclockwise direction 94. Since resultantmagnetic moment vector 40 is the vector addition ofmagnetic moment vectors magnetic moment vector 57 is also rotated inclockwise direction 94. - At a time t2, positive digit current 70 is turned on, which induces
positive H D 90. Consequently, resultantmagnetic moment vector 40 is being simultaneously directed in the positive y-direction byH w 80 and the positive x-direction byH D 90, which has the effect of causing effectivemagnetic moment vector 40 to further rotate inclockwise direction 94 until it is generally oriented at a 45° angle between the positive x- and positive y-directions. Consequently,magnetic moment vectors clockwise direction 94. - At a time t3, word current 60 is turned off so that now only
H D 90 is directing resultantmagnetic moment vector 40, which will now be oriented in the positive x-direction. Bothmagnetic moment vectors - At a time t4, digit current 70 is turned off so a magnetic field force is not acting upon resultant
magnetic moment vector 40. Consequently,magnetic moment vectors magnetic moment vector 53 is at a 45° angle relative to the positive y- and positive x-directions. This preferred direction is also 180° from the initial direction ofmagnetic moment vector 53 at time t0 and is defined as ‘0’. Hence,MRAM device 10 has been switched to a ‘0’. It will be understood thatMRAM device 10 could also be switched by rotatingmagnetic moment vectors clockwise direction 96 by using negative currents in bothword line 20 anddigit line 30, but is shown otherwise for illustrative purposes. - Turn now to FIG. 6 which illustrates the toggle write mode for writing a ‘0’ to a ‘1’ using
pulse sequence 100. Illustrated are themagnetic moment vectors magnetic moment vector 40, at each of the times t0, t1, t2, t3, and t4 as described previously showing the ability to switch the state ofMRAM device 10 from ‘0’ to ‘1’ with the same current and magnetic field directions. Hence, the state ofMRAM device 10 is written to with toggle write mode, which corresponds toregion 97 in FIG. 3. - For the direct write mode, it is assumed that
magnetic moment vector 53 is larger in magnitude thanmagnetic moment vector 57, so thatmagnetic moment vector 40 points in the same direction asmagnetic moment vector 53, but has a smaller magnitude in zero field. This unbalanced moment allows the dipole energy, which tends to align the total moment with the applied field, to break the symmetry of the nearly balanced SAF. Hence, switching can occur only in one direction for a given polarity of current. - Turn now to FIG. 7 which illustrates an example of writing a ‘1’ to a ‘0’ using the direct write mode using
pulse sequence 100. Here again, the memory state is initially a ‘1’ withmagnetic moment vector 53 directed 45° with respect to the negative x- and negative y-directions andmagnetic moment vector 57 directed 45° with respect to the positive x- and positive y-directions. Following the pulse sequence as described above with positive word current 60 and positive digit current 70, the writing occurs in a similar manner as the toggle write mode as described previously. Note that the moments again ‘FLOP’ at a time t1, but the resulting angle is canted from 90° due to the unbalanced moment and anisotropy. After time t4,MRAM device 10 has been switched to the ‘0’ state with resultantmagnetic moment 40 oriented at a 45° angle in the positive x- and positive y-directions as desired. Similar results are obtained when writing a ‘0’ to a ‘1’ only now with negative word current 60 and negative digit current 70. - Turn now to FIG. 8 which illustrates an example of writing using the direct write mode when the new state is the same as the state already stored. In this example, a ‘0’ is already stored in
MRAM device 10 andcurrent pulse sequence 100 is now repeated to store a ‘0’.Magnetic moment vectors dominant moment 53 is nearly aligned with the positive x-axis and less than 45° from its initial anisotropy direction. At a time t3, the magnetic field is directed along the positive x-axis. Rather than rotating further clockwise, the system now lowers its energy by changing the SAF moment symmetry with respect to the applied field. Thepassive moment 57 crosses the x-axis and the system stabilizes with thedominant moment 53 returned to near its original direction. Therefore, at a time t4 when the magnetic field is removed, and the state stored inMRAM device 10 will remain a ‘0’. This sequence illustrates the mechanism of the direct write mode shown asregion 95 in FIG. 3. Hence, in this convention, to write a ‘0’ requires positive current in bothword line 60 anddigit line 70 and, conversely, to write a ‘1’ negative current is required in bothword line 60 anddigit line 70. - If larger fields are applied, eventually the energy decrease associated with a flop and scissor exceeds the additional energy barrier created by the dipole energy of the unbalanced moment which is preventing a toggle event. At this point, a toggle event will occur and the switching is described by
region 97. -
Region 95 in which the direct write mode applies can be expanded, i.e.toggle mode region 97 can be moved to higher magnetic fields, if the times t3 and t4 are equal or made as close to equal as possible. In this case, the magnetic field direction starts at 45° relative to the bit anisotropy axis when word current 60 turns on and then moves to parallel with the bit anisotropy axis when digit current 70 turns on. This example is similar to the typical magnetic field application sequence. However, now word current 60 and digit current 70 turn off substantially simultaneously, so that the magnetic field direction does not rotate any further. Therefore, the applied field must be large enough so that the resultantmagnetic moment vector 40 has already moved past its hard-axis instability point with both word current 60 and digit current 70 turned on. A toggle writing mode event is now less likely to occur, since the magnetic field direction is now rotated only 45°, instead of 90° as before. An advantage of having substantially coincident fall times, t3 and t4, is that now there are no additional restrictions on the order of the field rise times t1 and t2. Thus, the magnetic fields can be turned on in any order or can also be substantially coincident. - The writing methods described previously are highly selective because only the MRAM device that has both word current60 and digit current 70 turned on between time t2 and time t3 will switch states. This feature is illustrated in FIGS. 9 and 10. FIG. 9 illustrates
pulse sequence 100 when word current 60 is not turned on and digit current 70 is turned on. FIG. 10 illustrates the corresponding behavior of the state ofMRAM device 10. At a time t0,magnetic moment vectors magnetic moment vector 40, are oriented as described in FIG. 2. Inpulse sequence 100, digit current 70 is turned on at a time t1. During this time,H D 90 will cause resultantmagnetic moment vector 40 to be directed in the positive x-direction. - Since word current60 is never switched on, resultant
magnetic moment vectors magnetic moment vectors MRAM device 10 is not switched. It will be understood that the same result will occur if word current 60 is turned on at similar times described above and digit current 70 is not turned on. This feature ensures that only one MRAM device in an array will be switched, while the other devices will remain in their initial states. As a result, unintentional switching is avoided and the bit error rate is minimized. - Various changes and modifications to the embodiments herein chosen for purposes of illustration will readily occur to those skilled in the art. To the extent that such modifications and variations do not depart from the spirit of the invention, they are intended to be included within the scope thereof which is assessed only by a fair interpretation of the following claims.
Claims (47)
Priority Applications (10)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/978,859 US6545906B1 (en) | 2001-10-16 | 2001-10-16 | Method of writing to scalable magnetoresistance random access memory element |
AU2002327059A AU2002327059A1 (en) | 2001-10-16 | 2002-09-24 | Writing to a mram element comprising a synthetic antiferromagnetic layer |
EP02761824A EP1474807A2 (en) | 2001-10-16 | 2002-09-24 | Writing to a scalable mram element |
JP2003537077A JP4292239B2 (en) | 2001-10-16 | 2002-09-24 | Method for writing to a scalable magnetoresistive random access memory element |
KR1020047006280A KR100898875B1 (en) | 2001-10-16 | 2002-09-24 | Writing to a scalable MRAM element |
CN028227050A CN1610949B (en) | 2001-10-16 | 2002-09-24 | Method for switching magnetic resistance memory device and magnetic resistance array |
PCT/US2002/030437 WO2003034437A2 (en) | 2001-10-16 | 2002-09-24 | Writing to a mram element comprising a synthetic antiferromagnetic layer |
TW091123192A TW583666B (en) | 2001-10-16 | 2002-10-08 | A method of writing to a scalable magnetoresistance random access memory element |
US10/339,378 US7184300B2 (en) | 2001-10-16 | 2003-01-09 | Magneto resistance random access memory element |
HK05107472.7A HK1075321A1 (en) | 2001-10-16 | 2005-08-25 | A method of switching a magnetoresistive memory device and magnetoresistive array |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/978,859 US6545906B1 (en) | 2001-10-16 | 2001-10-16 | Method of writing to scalable magnetoresistance random access memory element |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/339,378 Division US7184300B2 (en) | 2001-10-16 | 2003-01-09 | Magneto resistance random access memory element |
Publications (2)
Publication Number | Publication Date |
---|---|
US6545906B1 US6545906B1 (en) | 2003-04-08 |
US20030072174A1 true US20030072174A1 (en) | 2003-04-17 |
Family
ID=25526458
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/978,859 Expired - Lifetime US6545906B1 (en) | 2001-10-16 | 2001-10-16 | Method of writing to scalable magnetoresistance random access memory element |
US10/339,378 Expired - Lifetime US7184300B2 (en) | 2001-10-16 | 2003-01-09 | Magneto resistance random access memory element |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/339,378 Expired - Lifetime US7184300B2 (en) | 2001-10-16 | 2003-01-09 | Magneto resistance random access memory element |
Country Status (9)
Country | Link |
---|---|
US (2) | US6545906B1 (en) |
EP (1) | EP1474807A2 (en) |
JP (1) | JP4292239B2 (en) |
KR (1) | KR100898875B1 (en) |
CN (1) | CN1610949B (en) |
AU (1) | AU2002327059A1 (en) |
HK (1) | HK1075321A1 (en) |
TW (1) | TW583666B (en) |
WO (1) | WO2003034437A2 (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030128603A1 (en) * | 2001-10-16 | 2003-07-10 | Leonid Savtchenko | Method of writing to a scalable magnetoresistance random access memory element |
WO2003107350A2 (en) * | 2002-06-18 | 2003-12-24 | Motorola, Inc., A Corporation Of The State Of Delaware | Magnetoresistive random access memory with reduced switching field |
US20040264238A1 (en) * | 2003-06-27 | 2004-12-30 | Akerman Bengt J. | MRAM element and methods for writing the MRAM element |
JP2005142508A (en) * | 2003-11-10 | 2005-06-02 | Sony Corp | Magnetic storage element and magnetic memory |
US20050237796A1 (en) * | 2004-04-26 | 2005-10-27 | Stmicroelectronics S.A. | MRAM element |
US20060017083A1 (en) * | 2002-07-17 | 2006-01-26 | Slaughter Jon M | Multi-state magnetoresistance random access cell with improved memory storage density |
EP1625589A2 (en) * | 2003-05-13 | 2006-02-15 | Freescale Semiconductor, Inc. | Magnetoelectronics information device having a compound magnetic free layer |
WO2006022197A1 (en) * | 2004-08-25 | 2006-03-02 | Nec Corporation | Memory cell and magnetic random access memory |
US20060108620A1 (en) * | 2004-11-24 | 2006-05-25 | Rizzo Nicholas D | Reduced power magnetoresistive random access memory elements |
EP1665277A1 (en) * | 2003-09-05 | 2006-06-07 | Freescale Semiconductors, Inc. | Write driver for a magnetoresistive memory |
EP1659631A3 (en) * | 2004-11-18 | 2006-11-08 | Maglabs, Inc. | Magnetic random access memory with stacked toggle memory cells |
US20080043517A1 (en) * | 2006-07-03 | 2008-02-21 | Sony Corporation | Memory device |
US20080112215A1 (en) * | 2006-11-02 | 2008-05-15 | Sony Corporation | Storage element and memory |
JPWO2006059559A1 (en) * | 2004-12-01 | 2008-06-05 | 日本電気株式会社 | Magnetic random access memory, its operation method and its manufacturing method |
US20080180988A1 (en) * | 2007-01-29 | 2008-07-31 | Industrial Technology Research Institute | Direct writing method of magnetic memory cell and magetic memory cell structure |
US20080197433A1 (en) * | 2007-02-21 | 2008-08-21 | Sony Corporation | Memory device and memory |
US20090141544A1 (en) * | 2005-10-18 | 2009-06-04 | Nec Corporation | Mram and Operation Method of the Same |
US20100135068A1 (en) * | 2008-12-03 | 2010-06-03 | Sony Corporation | Resistance-change memory device |
US20100135069A1 (en) * | 2008-12-03 | 2010-06-03 | Sony Corporation | Resistance variable memory device |
US20100193889A1 (en) * | 2007-08-03 | 2010-08-05 | Kiyokazu Nagahara | Magnetic random access memory and method of manufacturing the same |
US20100328998A1 (en) * | 2009-06-24 | 2010-12-30 | Sony Corporation | Memory and write control method |
US8481339B2 (en) | 2011-02-22 | 2013-07-09 | Renesas Electronics Corporation | Magnetic memory and manufacturing method thereof |
Families Citing this family (287)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7390584B2 (en) * | 2002-03-27 | 2008-06-24 | Nve Corporation | Spin dependent tunneling devices having reduced topological coupling |
US6762952B2 (en) * | 2002-05-01 | 2004-07-13 | Hewlett-Packard Development Company, L.P. | Minimizing errors in a magnetoresistive solid-state storage device |
JP3808799B2 (en) * | 2002-05-15 | 2006-08-16 | 株式会社東芝 | Magnetic random access memory |
US6826077B2 (en) * | 2002-05-15 | 2004-11-30 | Hewlett-Packard Development Company, L.P. | Magnetic random access memory with reduced parasitic currents |
US6816402B2 (en) * | 2002-06-21 | 2004-11-09 | Micron Technology, Inc. | Row and column line geometries for improving MRAM write operations |
US6683815B1 (en) * | 2002-06-26 | 2004-01-27 | Silicon Magnetic Systems | Magnetic memory cell and method for assigning tunable writing currents |
US7067862B2 (en) * | 2002-08-02 | 2006-06-27 | Unity Semiconductor Corporation | Conductive memory device with conductive oxide electrodes |
US6898112B2 (en) * | 2002-12-18 | 2005-05-24 | Freescale Semiconductor, Inc. | Synthetic antiferromagnetic structure for magnetoelectronic devices |
US6909631B2 (en) * | 2003-10-02 | 2005-06-21 | Freescale Semiconductor, Inc. | MRAM and methods for reading the MRAM |
US6888743B2 (en) * | 2002-12-27 | 2005-05-03 | Freescale Semiconductor, Inc. | MRAM architecture |
US6714442B1 (en) * | 2003-01-17 | 2004-03-30 | Motorola, Inc. | MRAM architecture with a grounded write bit line and electrically isolated read bit line |
US6952364B2 (en) * | 2003-03-03 | 2005-10-04 | Samsung Electronics Co., Ltd. | Magnetic tunnel junction structures and methods of fabrication |
KR100615600B1 (en) * | 2004-08-09 | 2006-08-25 | 삼성전자주식회사 | High density magnetic random access memory device and method of fabricating the smae |
CN100541650C (en) | 2003-03-20 | 2009-09-16 | Nxp股份有限公司 | Nonvolatile storage array and address conversion method |
US6667899B1 (en) * | 2003-03-27 | 2003-12-23 | Motorola, Inc. | Magnetic memory and method of bi-directional write current programming |
US7648158B2 (en) | 2003-04-03 | 2010-01-19 | Takata Corporation | Twin airbag |
US6816431B1 (en) * | 2003-05-28 | 2004-11-09 | International Business Machines Corporation | Magnetic random access memory using memory cells with rotated magnetic storage elements |
US6778429B1 (en) | 2003-06-02 | 2004-08-17 | International Business Machines Corporation | Write circuit for a magnetic random access memory |
JP4863151B2 (en) * | 2003-06-23 | 2012-01-25 | 日本電気株式会社 | Magnetic random access memory and manufacturing method thereof |
US8471263B2 (en) * | 2003-06-24 | 2013-06-25 | Sang-Yun Lee | Information storage system which includes a bonded semiconductor structure |
DE602004010134T2 (en) * | 2003-07-22 | 2008-09-11 | Nxp B.V. | COMPENSATION OF A LONG READING TIME OF A MEMORY DEVICE IN DATA COMPARISON AND WRITING OPERATIONS |
US7911832B2 (en) | 2003-08-19 | 2011-03-22 | New York University | High speed low power magnetic devices based on current induced spin-momentum transfer |
US8755222B2 (en) | 2003-08-19 | 2014-06-17 | New York University | Bipolar spin-transfer switching |
US6956764B2 (en) * | 2003-08-25 | 2005-10-18 | Freescale Semiconductor, Inc. | Method of writing to a multi-state magnetic random access memory cell |
US6967366B2 (en) * | 2003-08-25 | 2005-11-22 | Freescale Semiconductor, Inc. | Magnetoresistive random access memory with reduced switching field variation |
US6859388B1 (en) | 2003-09-05 | 2005-02-22 | Freescale Semiconductor, Inc. | Circuit for write field disturbance cancellation in an MRAM and method of operation |
JP4759911B2 (en) * | 2003-09-09 | 2011-08-31 | ソニー株式会社 | Magnetic storage element and magnetic memory |
JP4655936B2 (en) * | 2003-09-16 | 2011-03-23 | 日本電気株式会社 | Semiconductor memory device and data writing method of semiconductor memory device |
US7369428B2 (en) * | 2003-09-29 | 2008-05-06 | Samsung Electronics Co., Ltd. | Methods of operating a magnetic random access memory device and related devices and structures |
US7372722B2 (en) * | 2003-09-29 | 2008-05-13 | Samsung Electronics Co., Ltd. | Methods of operating magnetic random access memory devices including heat-generating structures |
KR100615089B1 (en) * | 2004-07-14 | 2006-08-23 | 삼성전자주식회사 | Magnetic random access memory with low switching current |
KR100835275B1 (en) * | 2004-08-12 | 2008-06-05 | 삼성전자주식회사 | Methods of operating a magnetic random access memory device using a spin injection mechanism |
KR100568512B1 (en) * | 2003-09-29 | 2006-04-07 | 삼성전자주식회사 | Magnetic thermal random access memory cells having a heat-generating layer and methods of operating the same |
JP2005129801A (en) * | 2003-10-24 | 2005-05-19 | Sony Corp | Magnetic storage element and magnetic memory |
JP4631267B2 (en) * | 2003-10-27 | 2011-02-16 | ソニー株式会社 | Magnetic storage element and magnetic memory |
US7286421B2 (en) * | 2003-10-28 | 2007-10-23 | International Business Machines Corporation | Active compensation for operating point drift in MRAM write operation |
US7045838B2 (en) * | 2003-10-31 | 2006-05-16 | International Business Machines Corporation | Techniques for coupling in semiconductor devices and magnetic device using these techniques |
US7602000B2 (en) * | 2003-11-19 | 2009-10-13 | International Business Machines Corporation | Spin-current switched magnetic memory element suitable for circuit integration and method of fabricating the memory element |
US7370260B2 (en) * | 2003-12-16 | 2008-05-06 | Freescale Semiconductor, Inc. | MRAM having error correction code circuitry and method therefor |
US7088608B2 (en) * | 2003-12-16 | 2006-08-08 | Freescale Semiconductor, Inc. | Reducing power consumption during MRAM writes using multiple current levels |
JP4581394B2 (en) * | 2003-12-22 | 2010-11-17 | ソニー株式会社 | Magnetic memory |
JP3935150B2 (en) * | 2004-01-20 | 2007-06-20 | 株式会社東芝 | Magnetic random access memory |
WO2005086170A1 (en) * | 2004-03-05 | 2005-09-15 | Nec Corporation | Toggle type magnetic random access memory |
JP3809445B2 (en) * | 2004-03-05 | 2006-08-16 | 株式会社東芝 | Magnetoresistive random access memory and driving method thereof |
US7109539B2 (en) * | 2004-03-09 | 2006-09-19 | International Business Machines Corporation | Multiple-bit magnetic random access memory cell employing adiabatic switching |
JP3908746B2 (en) * | 2004-03-12 | 2007-04-25 | 株式会社東芝 | Magnetic random access memory |
JP2005260175A (en) * | 2004-03-15 | 2005-09-22 | Sony Corp | Magnetic memory and its recording method |
US7266486B2 (en) * | 2004-03-23 | 2007-09-04 | Freescale Semiconductor, Inc. | Magnetoresistive random access memory simulation |
WO2005098953A1 (en) * | 2004-03-31 | 2005-10-20 | Nec Corporation | Magnetization direction control method and mram using the same |
JP2005310840A (en) * | 2004-04-16 | 2005-11-04 | Toshiba Corp | Magnetic random access memory |
US7274057B2 (en) * | 2004-04-26 | 2007-09-25 | International Business Machines Corporation | Techniques for spin-flop switching with offset field |
US7154798B2 (en) * | 2004-04-27 | 2006-12-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | MRAM arrays and methods for writing and reading magnetic memory devices |
WO2005114671A1 (en) | 2004-05-18 | 2005-12-01 | Koninklijke Philips Electronics N.V. | Digital magnetic current sensor and logic |
US7502248B2 (en) * | 2004-05-21 | 2009-03-10 | Samsung Electronics Co., Ltd. | Multi-bit magnetic random access memory device |
US7506236B2 (en) * | 2004-05-28 | 2009-03-17 | International Business Machines Corporation | Techniques for operating semiconductor devices |
US7102916B2 (en) * | 2004-06-30 | 2006-09-05 | International Business Machines Corporation | Method and structure for selecting anisotropy axis angle of MRAM device for reduced power consumption |
US7187576B2 (en) | 2004-07-19 | 2007-03-06 | Infineon Technologies Ag | Read out scheme for several bits in a single MRAM soft layer |
JP4460965B2 (en) * | 2004-07-22 | 2010-05-12 | 株式会社東芝 | Magnetic random access memory |
US7098495B2 (en) * | 2004-07-26 | 2006-08-29 | Freescale Semiconducor, Inc. | Magnetic tunnel junction element structures and methods for fabricating the same |
US7576956B2 (en) * | 2004-07-26 | 2009-08-18 | Grandis Inc. | Magnetic tunnel junction having diffusion stop layer |
KR100660539B1 (en) * | 2004-07-29 | 2006-12-22 | 삼성전자주식회사 | Magnetic memory devices and methods of forming the same |
US7075807B2 (en) * | 2004-08-18 | 2006-07-11 | Infineon Technologies Ag | Magnetic memory with static magnetic offset field |
JP4868198B2 (en) | 2004-08-19 | 2012-02-01 | 日本電気株式会社 | Magnetic memory |
KR100568542B1 (en) * | 2004-08-19 | 2006-04-07 | 삼성전자주식회사 | Method of writing to MRAM devices |
US7200032B2 (en) * | 2004-08-20 | 2007-04-03 | Infineon Technologies Ag | MRAM with vertical storage element and field sensor |
US7088612B2 (en) * | 2004-08-20 | 2006-08-08 | Infineon Technologies Ag | MRAM with vertical storage element in two layer-arrangement and field sensor |
US7092284B2 (en) * | 2004-08-20 | 2006-08-15 | Infineon Technologies Ag | MRAM with magnetic via for storage of information and field sensor |
US7813164B2 (en) | 2004-08-26 | 2010-10-12 | Nec Corporation | Magneto resistance element and magnetic random access memory |
JP2006086362A (en) * | 2004-09-16 | 2006-03-30 | Toshiba Corp | Magnetic memory device |
JP3962048B2 (en) * | 2004-09-28 | 2007-08-22 | 株式会社東芝 | Semiconductor memory |
US8179711B2 (en) * | 2004-10-26 | 2012-05-15 | Samsung Electronics Co., Ltd. | Semiconductor memory device with stacked memory cell and method of manufacturing the stacked memory cell |
JP3959417B2 (en) * | 2004-10-29 | 2007-08-15 | 株式会社東芝 | Semiconductor memory readout circuit |
US20060092688A1 (en) * | 2004-10-29 | 2006-05-04 | International Business Machines Corporation | Stacked magnetic devices |
US6937497B1 (en) | 2004-11-18 | 2005-08-30 | Maglabs, Inc. | Magnetic random access memory with stacked toggle memory cells |
JPWO2006054469A1 (en) * | 2004-11-22 | 2008-05-29 | 日本電気株式会社 | Ferromagnetic film, magnetoresistive element, and magnetic random access memory |
EP1662510B1 (en) | 2004-11-30 | 2010-07-21 | Kabushiki Kaisha Toshiba | Arrangement of write lines in an MRAM device |
JP4388008B2 (en) * | 2004-11-30 | 2009-12-24 | 株式会社東芝 | Semiconductor memory device |
JP2006156844A (en) | 2004-11-30 | 2006-06-15 | Toshiba Corp | Semiconductor memory device |
US7088611B2 (en) * | 2004-11-30 | 2006-08-08 | Infineon Technologies Ag | MRAM with switchable ferromagnetic offset layer |
US7200033B2 (en) * | 2004-11-30 | 2007-04-03 | Altis Semiconductor | MRAM with coil for creating offset field |
JP2006165327A (en) * | 2004-12-08 | 2006-06-22 | Toshiba Corp | Magnetic random access memory |
JPWO2006062150A1 (en) * | 2004-12-10 | 2008-06-12 | 日本電気株式会社 | Magnetic random access memory |
JP4012196B2 (en) * | 2004-12-22 | 2007-11-21 | 株式会社東芝 | Data writing method of magnetic random access memory |
US7133309B2 (en) * | 2005-01-10 | 2006-11-07 | International Business Machines Corporation | Method and structure for generating offset fields for use in MRAM devices |
US7622784B2 (en) * | 2005-01-10 | 2009-11-24 | International Business Machines Corporation | MRAM device with improved stack structure and offset field for low-power toggle mode writing |
EP1684305B1 (en) * | 2005-01-14 | 2011-05-11 | Bundesrepublik Deutschland, vertr. durch das Bundesministerium f. Wirtschaft und Technologie, | Magnetic memory device and method of magnetization reversal of the magnetization of at least one magnetic memory element |
US20060171197A1 (en) * | 2005-01-31 | 2006-08-03 | Ulrich Klostermann | Magnetoresistive memory element having a stacked structure |
US7543211B2 (en) * | 2005-01-31 | 2009-06-02 | Everspin Technologies, Inc. | Toggle memory burst |
US7154771B2 (en) * | 2005-02-09 | 2006-12-26 | Infineon Technologies Ag | Method of switching an MRAM cell comprising bidirectional current generation |
JP4911027B2 (en) * | 2005-02-09 | 2012-04-04 | 日本電気株式会社 | Toggle type magnetic random access memory and write method for toggle type magnetic random access memory |
US7180113B2 (en) * | 2005-02-10 | 2007-02-20 | Infineon Technologies Ag | Double-decker MRAM cell with rotated reference layer magnetizations |
US7099186B1 (en) * | 2005-02-10 | 2006-08-29 | Infineon Technologies Ag | Double-decker MRAM cells with scissor-state angled reference layer magnetic anisotropy and method for fabricating |
JP5077802B2 (en) * | 2005-02-16 | 2012-11-21 | 日本電気株式会社 | Laminated ferromagnetic structure and MTJ element |
US20070263430A1 (en) * | 2006-05-15 | 2007-11-15 | Siu-Tat Chui | Method for switching magnetic random access memory elements and magnetic element structures |
US20080273381A1 (en) * | 2005-03-01 | 2008-11-06 | Siu-Tat Chui | Method for Switching Random Access Memory Elements and Magnetic Element Structures |
US7102919B1 (en) * | 2005-03-11 | 2006-09-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Methods and devices for determining writing current for memory cells |
US7298597B2 (en) * | 2005-03-29 | 2007-11-20 | Hitachi Global Storage Technologies Netherlands B.V. | Magnetoresistive sensor based on spin accumulation effect with free layer stabilized by in-stack orthogonal magnetic coupling |
US7817462B2 (en) * | 2005-03-29 | 2010-10-19 | Nec Corporation | Magnetic random access memory |
JP2006294179A (en) * | 2005-04-14 | 2006-10-26 | Renesas Technology Corp | Nonvolatile memory device |
US7205596B2 (en) * | 2005-04-29 | 2007-04-17 | Infineon Technologies, Ag | Adiabatic rotational switching memory element including a ferromagnetic decoupling layer |
US7158407B2 (en) * | 2005-04-29 | 2007-01-02 | Freescale Semiconductor, Inc. | Triple pulse method for MRAM toggle bit characterization |
JP4877575B2 (en) * | 2005-05-19 | 2012-02-15 | 日本電気株式会社 | Magnetic random access memory |
US7453720B2 (en) * | 2005-05-26 | 2008-11-18 | Maglabs, Inc. | Magnetic random access memory with stacked toggle memory cells having oppositely-directed easy-axis biasing |
WO2006129725A1 (en) * | 2005-06-03 | 2006-12-07 | Nec Corporation | Mram |
JP2006344653A (en) | 2005-06-07 | 2006-12-21 | Toshiba Corp | Magnetic random access memory |
JP4911318B2 (en) * | 2005-08-02 | 2012-04-04 | 日本電気株式会社 | Magnetic random access memory and operation method thereof |
WO2007015355A1 (en) * | 2005-08-02 | 2007-02-08 | Nec Corporation | Mram |
US7420837B2 (en) * | 2005-08-03 | 2008-09-02 | Industrial Technology Research Institute | Method for switching magnetic moment in magnetoresistive random access memory with low current |
KR100915975B1 (en) * | 2005-08-03 | 2009-09-10 | 인더스트리얼 테크놀로지 리서치 인스티튜트 | Method for switching magnetic moment in magnetoresistive random access memory with low current |
US7929342B2 (en) * | 2005-08-15 | 2011-04-19 | Nec Corporation | Magnetic memory cell, magnetic random access memory, and data read/write method for magnetic random access memory |
US7224601B2 (en) | 2005-08-25 | 2007-05-29 | Grandis Inc. | Oscillating-field assisted spin torque switching of a magnetic tunnel junction memory element |
WO2007032257A1 (en) * | 2005-09-14 | 2007-03-22 | Nec Corporation | Magnetic random access memory waveform shaping circuit |
US7859034B2 (en) * | 2005-09-20 | 2010-12-28 | Grandis Inc. | Magnetic devices having oxide antiferromagnetic layer next to free ferromagnetic layer |
US7777261B2 (en) | 2005-09-20 | 2010-08-17 | Grandis Inc. | Magnetic device having stabilized free ferromagnetic layer |
US7973349B2 (en) * | 2005-09-20 | 2011-07-05 | Grandis Inc. | Magnetic device having multilayered free ferromagnetic layer |
JP2007087524A (en) * | 2005-09-22 | 2007-04-05 | Renesas Technology Corp | Nonvolatile semiconductor memory device |
US8089803B2 (en) * | 2005-10-03 | 2012-01-03 | Nec Corporation | Magnetic random access memory and operating method of the same |
WO2007040167A1 (en) * | 2005-10-03 | 2007-04-12 | Nec Corporation | Magnetic random access memory |
JP4905839B2 (en) * | 2005-10-18 | 2012-03-28 | 日本電気株式会社 | Operation method of MRAM |
US7352613B2 (en) * | 2005-10-21 | 2008-04-01 | Macronix International Co., Ltd. | Magnetic memory device and methods for making a magnetic memory device |
US7569902B2 (en) * | 2005-10-28 | 2009-08-04 | Board Of Trustees Of The University Of Alabama | Enhanced toggle-MRAM memory device |
US7301801B2 (en) * | 2005-10-28 | 2007-11-27 | International Business Machines Corporation | Tuned pinned layers for magnetic tunnel junctions with multicomponent free layers |
US7203089B1 (en) * | 2005-11-17 | 2007-04-10 | Macronix International Co., Ltd. | Systems and methods for a magnetic memory device that includes two word line transistors |
US7352614B2 (en) * | 2005-11-17 | 2008-04-01 | Macronix International Co., Ltd. | Systems and methods for reading and writing a magnetic memory device |
US7257019B2 (en) * | 2005-11-17 | 2007-08-14 | Macronix International Co., Ltd. | Systems and methods for a magnetic memory device that includes a single word line transistor |
US7313043B2 (en) * | 2005-11-29 | 2007-12-25 | Altis Semiconductor Snc | Magnetic Memory Array |
JP5068016B2 (en) | 2005-11-30 | 2012-11-07 | ルネサスエレクトロニクス株式会社 | Nonvolatile memory device |
US7280388B2 (en) * | 2005-12-07 | 2007-10-09 | Nahas Joseph J | MRAM with a write driver and method therefor |
US7206223B1 (en) | 2005-12-07 | 2007-04-17 | Freescale Semiconductor, Inc. | MRAM memory with residual write field reset |
US7430135B2 (en) * | 2005-12-23 | 2008-09-30 | Grandis Inc. | Current-switched spin-transfer magnetic devices with reduced spin-transfer switching current density |
TWI279802B (en) | 2005-12-30 | 2007-04-21 | Ind Tech Res Inst | Memory structure and the write method |
US7755153B2 (en) * | 2006-01-13 | 2010-07-13 | Macronix International Co. Ltd. | Structure and method for a magnetic memory device with proximity writing |
TWI312153B (en) * | 2006-01-20 | 2009-07-11 | Ind Tech Res Inst | Power source for magnetic random access memory and magnetic random access memory using the same |
US7463510B2 (en) * | 2006-01-20 | 2008-12-09 | Industrial Technology Research Institute | High-bandwidth magnetoresistive random access memory devices |
US7577017B2 (en) * | 2006-01-20 | 2009-08-18 | Industrial Technology Research Institute | High-bandwidth magnetoresistive random access memory devices and methods of operation thereof |
US7368301B2 (en) * | 2006-01-27 | 2008-05-06 | Magic Technologies, Inc. | Magnetic random access memory with selective toggle memory cells |
US7280389B2 (en) * | 2006-02-08 | 2007-10-09 | Magic Technologies, Inc. | Synthetic anti-ferromagnetic structure with non-magnetic spacer for MRAM applications |
US20070187785A1 (en) * | 2006-02-16 | 2007-08-16 | Chien-Chung Hung | Magnetic memory cell and manufacturing method thereof |
TWI300224B (en) * | 2006-02-21 | 2008-08-21 | Ind Tech Res Inst | Structure of magnetic memory cell and magnetic memory device |
WO2007099874A1 (en) * | 2006-02-27 | 2007-09-07 | Nec Corporation | Magnetoresistive element and magnetic random access memory |
US20080055792A1 (en) * | 2006-03-07 | 2008-03-06 | Agency For Science, Technology And Research | Memory cells and devices having magnetoresistive tunnel junction with guided magnetic moment switching and method |
JP4406407B2 (en) * | 2006-03-13 | 2010-01-27 | 株式会社東芝 | Magnetic random access memory |
JPWO2007119446A1 (en) | 2006-03-24 | 2009-08-27 | 日本電気株式会社 | MRAM and data read / write method of MRAM |
US20070246787A1 (en) * | 2006-03-29 | 2007-10-25 | Lien-Chang Wang | On-plug magnetic tunnel junction devices based on spin torque transfer switching |
JP2007273523A (en) * | 2006-03-30 | 2007-10-18 | Tdk Corp | Magnetic memory and spin injection method |
TWI320929B (en) * | 2006-04-18 | 2010-02-21 | Ind Tech Res Inst | Structure and access method for magnetic memory cell structure and circuit of magnetic memory |
US7349243B2 (en) * | 2006-04-20 | 2008-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3-parameter switching technique for use in MRAM memory arrays |
US20070247939A1 (en) * | 2006-04-21 | 2007-10-25 | Nahas Joseph J | Mram array with reference cell row and methof of operation |
TWI300225B (en) * | 2006-04-28 | 2008-08-21 | Ind Tech Res Inst | Method for accessing data on magnetic memory |
EP1863034B1 (en) * | 2006-05-04 | 2011-01-05 | Hitachi, Ltd. | Magnetic memory device |
US7728384B2 (en) * | 2006-05-30 | 2010-06-01 | Macronix International Co., Ltd. | Magnetic random access memory using single crystal self-aligned diode |
US8497538B2 (en) | 2006-05-31 | 2013-07-30 | Everspin Technologies, Inc. | MRAM synthetic antiferromagnet structure |
US7535069B2 (en) * | 2006-06-14 | 2009-05-19 | International Business Machines Corporation | Magnetic tunnel junction with enhanced magnetic switching characteristics |
US7433225B2 (en) * | 2006-07-06 | 2008-10-07 | International Business Machines Corporation | Scalable magnetic random access memory device |
US7502249B1 (en) * | 2006-07-17 | 2009-03-10 | Grandis, Inc. | Method and system for using a pulsed field to assist spin transfer induced switching of magnetic memory elements |
WO2008018266A1 (en) * | 2006-08-07 | 2008-02-14 | Nec Corporation | Mram having variable word line drive potential |
US7851840B2 (en) * | 2006-09-13 | 2010-12-14 | Grandis Inc. | Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier |
WO2008047536A1 (en) | 2006-10-16 | 2008-04-24 | Nec Corporation | Magnetic memory cell and magnetic random access memory |
US8300456B2 (en) * | 2006-12-06 | 2012-10-30 | Nec Corporation | Magnetic random access memory and method of manufacturing the same |
US7453740B2 (en) | 2007-01-19 | 2008-11-18 | International Business Machines Corporation | Method and apparatus for initializing reference cells of a toggle switched MRAM device |
US7719882B2 (en) * | 2007-02-06 | 2010-05-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Advanced MRAM design |
WO2008099626A1 (en) | 2007-02-13 | 2008-08-21 | Nec Corporation | Magnetoresistance effect element and magnetic random access memory |
TWI324344B (en) * | 2007-02-16 | 2010-05-01 | Ind Tech Res Inst | Writing method on magnetic memory cell and magetic memory array structure |
WO2008102650A1 (en) | 2007-02-21 | 2008-08-28 | Nec Corporation | Semiconductor storage device |
TWI333208B (en) * | 2007-03-26 | 2010-11-11 | Ind Tech Res Inst | Magnetic memory and method for manufacturing the same |
US7599215B2 (en) * | 2007-03-30 | 2009-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetoresistive random access memory device with small-angle toggle write lines |
US8510633B2 (en) * | 2007-04-17 | 2013-08-13 | Nec Corporation | Semiconductor storage device and method of operating the same |
US7539047B2 (en) * | 2007-05-08 | 2009-05-26 | Honeywell International, Inc. | MRAM cell with multiple storage elements |
TWI333207B (en) * | 2007-05-30 | 2010-11-11 | Ind Tech Res Inst | Magnetic memory cell with multiple-bit in stacked structure and magnetic memory device |
WO2009001706A1 (en) | 2007-06-25 | 2008-12-31 | Nec Corporation | Magnetoresistive element and magnetic random access memory |
US7957179B2 (en) * | 2007-06-27 | 2011-06-07 | Grandis Inc. | Magnetic shielding in magnetic multilayer structures |
US20090034321A1 (en) | 2007-08-01 | 2009-02-05 | Honeywell International Inc. | Magnetoresistive Element with a Biasing Layer |
WO2009019947A1 (en) * | 2007-08-03 | 2009-02-12 | Nec Corporation | Magnetic wall random access memory |
TWI415124B (en) * | 2007-08-09 | 2013-11-11 | Ind Tech Res Inst | Magetic random access memory |
TW200907964A (en) * | 2007-08-09 | 2009-02-16 | Ind Tech Res Inst | Structure of magnetic memory cell and magnetic memory device |
US7982275B2 (en) * | 2007-08-22 | 2011-07-19 | Grandis Inc. | Magnetic element having low saturation magnetization |
US8194436B2 (en) * | 2007-09-19 | 2012-06-05 | Nec Corporation | Magnetic random access memory, write method therefor, and magnetoresistance effect element |
US9812184B2 (en) | 2007-10-31 | 2017-11-07 | New York University | Current induced spin-momentum transfer stack with dual insulating layers |
US7596045B2 (en) * | 2007-10-31 | 2009-09-29 | International Business Machines Corporation | Design structure for initializing reference cells of a toggle switched MRAM device |
KR101237005B1 (en) | 2007-11-09 | 2013-02-26 | 삼성전자주식회사 | Nonvolatile memory device using variable resistive element, memory system comprising the same and driving method of the nonvolatile memory device |
KR101291721B1 (en) * | 2007-12-03 | 2013-07-31 | 삼성전자주식회사 | Nonvolatile memory device using variable resistive element, memory system comprising the same |
TWI343055B (en) * | 2007-12-10 | 2011-06-01 | Ind Tech Res Inst | Magnetic memory cell structure with thermal assistant and magnetic random access memory |
KR101365683B1 (en) * | 2007-12-27 | 2014-02-20 | 삼성전자주식회사 | Resistnace variable memory device and memory system performing flexible program method |
KR101424176B1 (en) * | 2008-03-21 | 2014-07-31 | 삼성전자주식회사 | Nonvolatile memory device using variable resistive element, memory system comprising the same |
KR20090109345A (en) * | 2008-04-15 | 2009-10-20 | 삼성전자주식회사 | Nonvolatile memory device using variable resistive element, memory system comprising the same |
US7894248B2 (en) * | 2008-09-12 | 2011-02-22 | Grandis Inc. | Programmable and redundant circuitry based on magnetic tunnel junction (MTJ) |
US7880209B2 (en) * | 2008-10-09 | 2011-02-01 | Seagate Technology Llc | MRAM cells including coupled free ferromagnetic layers for stabilization |
GB2465370A (en) * | 2008-11-13 | 2010-05-19 | Ingenia Holdings | Magnetic data storage comprising a synthetic anti-ferromagnetic stack arranged to maintain solitons |
KR20100058825A (en) * | 2008-11-25 | 2010-06-04 | 삼성전자주식회사 | Semiconductor device using variable resistive element, card or system using the same and operating method the semiconductor device |
US8184476B2 (en) * | 2008-12-26 | 2012-05-22 | Everspin Technologies, Inc. | Random access memory architecture including midpoint reference |
KR20100097407A (en) * | 2009-02-26 | 2010-09-03 | 삼성전자주식회사 | Resistive memory device, memory system including the same, and programming method of the same |
KR20100107609A (en) * | 2009-03-26 | 2010-10-06 | 삼성전자주식회사 | Resistive memory device, memory system including the same, and writing method of the same |
FR2946183B1 (en) * | 2009-05-27 | 2011-12-23 | Commissariat Energie Atomique | MAGNETIC DEVICE WITH POLARIZATION OF SPIN. |
US8411493B2 (en) | 2009-10-30 | 2013-04-02 | Honeywell International Inc. | Selection device for a spin-torque transfer magnetic random access memory |
US8908423B2 (en) | 2009-11-27 | 2014-12-09 | Nec Corporation | Magnetoresistive effect element, and magnetic random access memory |
US8411497B2 (en) | 2010-05-05 | 2013-04-02 | Grandis, Inc. | Method and system for providing a magnetic field aligned spin transfer torque random access memory |
GB201015497D0 (en) | 2010-09-16 | 2010-10-27 | Cambridge Entpr Ltd | Magnetic data storage |
GB201020727D0 (en) | 2010-12-07 | 2011-01-19 | Cambridge Entpr Ltd | Magnetic structure |
US8339843B2 (en) | 2010-12-17 | 2012-12-25 | Honeywell International Inc. | Generating a temperature-compensated write current for a magnetic memory cell |
US8467234B2 (en) | 2011-02-08 | 2013-06-18 | Crocus Technology Inc. | Magnetic random access memory devices configured for self-referenced read operation |
US8488372B2 (en) * | 2011-06-10 | 2013-07-16 | Crocus Technology Inc. | Magnetic random access memory devices including multi-bit cells |
US8576615B2 (en) * | 2011-06-10 | 2013-11-05 | Crocus Technology Inc. | Magnetic random access memory devices including multi-bit cells |
US8525709B2 (en) * | 2011-09-21 | 2013-09-03 | Qualcomm Incorporated | Systems and methods for designing ADC based on probabilistic switching of memories |
US9082950B2 (en) | 2012-10-17 | 2015-07-14 | New York University | Increased magnetoresistance in an inverted orthogonal spin transfer layer stack |
US9082888B2 (en) | 2012-10-17 | 2015-07-14 | New York University | Inverted orthogonal spin transfer layer stack |
US8982613B2 (en) | 2013-06-17 | 2015-03-17 | New York University | Scalable orthogonal spin transfer magnetic random access memory devices with reduced write error rates |
US9263667B1 (en) | 2014-07-25 | 2016-02-16 | Spin Transfer Technologies, Inc. | Method for manufacturing MTJ memory device |
US9337412B2 (en) | 2014-09-22 | 2016-05-10 | Spin Transfer Technologies, Inc. | Magnetic tunnel junction structure for MRAM device |
US9384827B1 (en) | 2015-03-05 | 2016-07-05 | Northrop Grumman Systems Corporation | Timing control in a quantum memory system |
US10468590B2 (en) | 2015-04-21 | 2019-11-05 | Spin Memory, Inc. | High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory |
US9728712B2 (en) | 2015-04-21 | 2017-08-08 | Spin Transfer Technologies, Inc. | Spin transfer torque structure for MRAM devices having a spin current injection capping layer |
WO2016198886A1 (en) | 2015-06-10 | 2016-12-15 | The University Of Nottingham | Magnetic storage devices and methods |
US9853206B2 (en) | 2015-06-16 | 2017-12-26 | Spin Transfer Technologies, Inc. | Precessional spin current structure for MRAM |
US9773974B2 (en) | 2015-07-30 | 2017-09-26 | Spin Transfer Technologies, Inc. | Polishing stop layer(s) for processing arrays of semiconductor elements |
US10163479B2 (en) | 2015-08-14 | 2018-12-25 | Spin Transfer Technologies, Inc. | Method and apparatus for bipolar memory write-verify |
US9741926B1 (en) | 2016-01-28 | 2017-08-22 | Spin Transfer Technologies, Inc. | Memory cell having magnetic tunnel junction and thermal stability enhancement layer |
US9721636B1 (en) | 2016-01-28 | 2017-08-01 | Western Digital Technologies, Inc. | Method for controlled switching of a MRAM device |
US10446210B2 (en) | 2016-09-27 | 2019-10-15 | Spin Memory, Inc. | Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers |
US10360964B2 (en) | 2016-09-27 | 2019-07-23 | Spin Memory, Inc. | Method of writing contents in memory during a power up sequence using a dynamic redundancy register in a memory device |
US11119936B2 (en) | 2016-09-27 | 2021-09-14 | Spin Memory, Inc. | Error cache system with coarse and fine segments for power optimization |
US10546625B2 (en) | 2016-09-27 | 2020-01-28 | Spin Memory, Inc. | Method of optimizing write voltage based on error buffer occupancy |
US10991410B2 (en) | 2016-09-27 | 2021-04-27 | Spin Memory, Inc. | Bi-polar write scheme |
US10628316B2 (en) | 2016-09-27 | 2020-04-21 | Spin Memory, Inc. | Memory device with a plurality of memory banks where each memory bank is associated with a corresponding memory instruction pipeline and a dynamic redundancy register |
US10366774B2 (en) | 2016-09-27 | 2019-07-30 | Spin Memory, Inc. | Device with dynamic redundancy registers |
US11119910B2 (en) | 2016-09-27 | 2021-09-14 | Spin Memory, Inc. | Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments |
US10437723B2 (en) | 2016-09-27 | 2019-10-08 | Spin Memory, Inc. | Method of flushing the contents of a dynamic redundancy register to a secure storage area during a power down in a memory device |
US10460781B2 (en) | 2016-09-27 | 2019-10-29 | Spin Memory, Inc. | Memory device with a dual Y-multiplexer structure for performing two simultaneous operations on the same row of a memory bank |
US11151042B2 (en) | 2016-09-27 | 2021-10-19 | Integrated Silicon Solution, (Cayman) Inc. | Error cache segmentation for power reduction |
US10818331B2 (en) | 2016-09-27 | 2020-10-27 | Spin Memory, Inc. | Multi-chip module for MRAM devices with levels of dynamic redundancy registers |
US10437491B2 (en) | 2016-09-27 | 2019-10-08 | Spin Memory, Inc. | Method of processing incomplete memory operations in a memory device during a power up sequence and a power down sequence using a dynamic redundancy register |
US10665777B2 (en) | 2017-02-28 | 2020-05-26 | Spin Memory, Inc. | Precessional spin current structure with non-magnetic insertion layer for MRAM |
US10672976B2 (en) | 2017-02-28 | 2020-06-02 | Spin Memory, Inc. | Precessional spin current structure with high in-plane magnetization for MRAM |
US10032978B1 (en) | 2017-06-27 | 2018-07-24 | Spin Transfer Technologies, Inc. | MRAM with reduced stray magnetic fields |
US10529439B2 (en) | 2017-10-24 | 2020-01-07 | Spin Memory, Inc. | On-the-fly bit failure detection and bit redundancy remapping techniques to correct for fixed bit defects |
US10481976B2 (en) | 2017-10-24 | 2019-11-19 | Spin Memory, Inc. | Forcing bits as bad to widen the window between the distributions of acceptable high and low resistive bits thereby lowering the margin and increasing the speed of the sense amplifiers |
US10656994B2 (en) | 2017-10-24 | 2020-05-19 | Spin Memory, Inc. | Over-voltage write operation of tunnel magnet-resistance (“TMR”) memory device and correcting failure bits therefrom by using on-the-fly bit failure detection and bit redundancy remapping techniques |
US10489245B2 (en) | 2017-10-24 | 2019-11-26 | Spin Memory, Inc. | Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during testing and using on-the-fly bit failure detection and bit redundancy remapping techniques to correct them |
US10679685B2 (en) | 2017-12-27 | 2020-06-09 | Spin Memory, Inc. | Shared bit line array architecture for magnetoresistive memory |
US10395712B2 (en) | 2017-12-28 | 2019-08-27 | Spin Memory, Inc. | Memory array with horizontal source line and sacrificial bitline per virtual source |
US10395711B2 (en) | 2017-12-28 | 2019-08-27 | Spin Memory, Inc. | Perpendicular source and bit lines for an MRAM array |
US10516094B2 (en) | 2017-12-28 | 2019-12-24 | Spin Memory, Inc. | Process for creating dense pillars using multiple exposures for MRAM fabrication |
US10360962B1 (en) | 2017-12-28 | 2019-07-23 | Spin Memory, Inc. | Memory array with individually trimmable sense amplifiers |
US10811594B2 (en) | 2017-12-28 | 2020-10-20 | Spin Memory, Inc. | Process for hard mask development for MRAM pillar formation using photolithography |
US10424726B2 (en) | 2017-12-28 | 2019-09-24 | Spin Memory, Inc. | Process for improving photoresist pillar adhesion during MRAM fabrication |
US10891997B2 (en) | 2017-12-28 | 2021-01-12 | Spin Memory, Inc. | Memory array with horizontal source line and a virtual source line |
US10840436B2 (en) | 2017-12-29 | 2020-11-17 | Spin Memory, Inc. | Perpendicular magnetic anisotropy interface tunnel junction devices and methods of manufacture |
US10270027B1 (en) | 2017-12-29 | 2019-04-23 | Spin Memory, Inc. | Self-generating AC current assist in orthogonal STT-MRAM |
US10840439B2 (en) | 2017-12-29 | 2020-11-17 | Spin Memory, Inc. | Magnetic tunnel junction (MTJ) fabrication methods and systems |
US10236047B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | Shared oscillator (STNO) for MRAM array write-assist in orthogonal STT-MRAM |
US10236048B1 (en) | 2017-12-29 | 2019-03-19 | Spin Memory, Inc. | AC current write-assist in orthogonal STT-MRAM |
US10367139B2 (en) | 2017-12-29 | 2019-07-30 | Spin Memory, Inc. | Methods of manufacturing magnetic tunnel junction devices |
US10424723B2 (en) | 2017-12-29 | 2019-09-24 | Spin Memory, Inc. | Magnetic tunnel junction devices including an optimization layer |
US10546624B2 (en) | 2017-12-29 | 2020-01-28 | Spin Memory, Inc. | Multi-port random access memory |
US10886330B2 (en) | 2017-12-29 | 2021-01-05 | Spin Memory, Inc. | Memory device having overlapping magnetic tunnel junctions in compliance with a reference pitch |
US10199083B1 (en) | 2017-12-29 | 2019-02-05 | Spin Transfer Technologies, Inc. | Three-terminal MRAM with ac write-assist for low read disturb |
US10784439B2 (en) | 2017-12-29 | 2020-09-22 | Spin Memory, Inc. | Precessional spin current magnetic tunnel junction devices and methods of manufacture |
US10360961B1 (en) | 2017-12-29 | 2019-07-23 | Spin Memory, Inc. | AC current pre-charge write-assist in orthogonal STT-MRAM |
US10236439B1 (en) | 2017-12-30 | 2019-03-19 | Spin Memory, Inc. | Switching and stability control for perpendicular magnetic tunnel junction device |
US10255962B1 (en) | 2017-12-30 | 2019-04-09 | Spin Memory, Inc. | Microwave write-assist in orthogonal STT-MRAM |
US10229724B1 (en) | 2017-12-30 | 2019-03-12 | Spin Memory, Inc. | Microwave write-assist in series-interconnected orthogonal STT-MRAM devices |
US10319900B1 (en) | 2017-12-30 | 2019-06-11 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with precessional spin current layer having a modulated moment density |
US10339993B1 (en) | 2017-12-30 | 2019-07-02 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with skyrmionic assist layers for free layer switching |
US10141499B1 (en) | 2017-12-30 | 2018-11-27 | Spin Transfer Technologies, Inc. | Perpendicular magnetic tunnel junction device with offset precessional spin current layer |
US10468588B2 (en) | 2018-01-05 | 2019-11-05 | Spin Memory, Inc. | Perpendicular magnetic tunnel junction device with skyrmionic enhancement layers for the precessional spin current magnetic layer |
US10438995B2 (en) | 2018-01-08 | 2019-10-08 | Spin Memory, Inc. | Devices including magnetic tunnel junctions integrated with selectors |
US10438996B2 (en) | 2018-01-08 | 2019-10-08 | Spin Memory, Inc. | Methods of fabricating magnetic tunnel junctions integrated with selectors |
US10446744B2 (en) | 2018-03-08 | 2019-10-15 | Spin Memory, Inc. | Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same |
US10388861B1 (en) | 2018-03-08 | 2019-08-20 | Spin Memory, Inc. | Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same |
US20190296228A1 (en) | 2018-03-23 | 2019-09-26 | Spin Transfer Technologies, Inc. | Three-Dimensional Arrays with Magnetic Tunnel Junction Devices Including an Annular Free Magnetic Layer and a Planar Reference Magnetic Layer |
US11107974B2 (en) | 2018-03-23 | 2021-08-31 | Spin Memory, Inc. | Magnetic tunnel junction devices including a free magnetic trench layer and a planar reference magnetic layer |
US10784437B2 (en) | 2018-03-23 | 2020-09-22 | Spin Memory, Inc. | Three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer |
US11107978B2 (en) | 2018-03-23 | 2021-08-31 | Spin Memory, Inc. | Methods of manufacturing three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer |
US10411185B1 (en) | 2018-05-30 | 2019-09-10 | Spin Memory, Inc. | Process for creating a high density magnetic tunnel junction array test platform |
US10559338B2 (en) | 2018-07-06 | 2020-02-11 | Spin Memory, Inc. | Multi-bit cell read-out techniques |
US10600478B2 (en) | 2018-07-06 | 2020-03-24 | Spin Memory, Inc. | Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations |
US10692569B2 (en) | 2018-07-06 | 2020-06-23 | Spin Memory, Inc. | Read-out techniques for multi-bit cells |
US10593396B2 (en) | 2018-07-06 | 2020-03-17 | Spin Memory, Inc. | Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations |
US10447278B1 (en) | 2018-07-17 | 2019-10-15 | Northrop Grumman Systems Corporation | JTL-based superconducting logic arrays and FPGAs |
US10650875B2 (en) | 2018-08-21 | 2020-05-12 | Spin Memory, Inc. | System for a wide temperature range nonvolatile memory |
US10818346B2 (en) | 2018-09-17 | 2020-10-27 | Northrop Grumman Systems Corporation | Quantizing loop memory cell system |
US10699761B2 (en) | 2018-09-18 | 2020-06-30 | Spin Memory, Inc. | Word line decoder memory architecture |
US10971680B2 (en) | 2018-10-01 | 2021-04-06 | Spin Memory, Inc. | Multi terminal device stack formation methods |
US11621293B2 (en) | 2018-10-01 | 2023-04-04 | Integrated Silicon Solution, (Cayman) Inc. | Multi terminal device stack systems and methods |
US10580827B1 (en) | 2018-11-16 | 2020-03-03 | Spin Memory, Inc. | Adjustable stabilizer/polarizer method for MRAM with enhanced stability and efficient switching |
US11107979B2 (en) | 2018-12-28 | 2021-08-31 | Spin Memory, Inc. | Patterned silicide structures and methods of manufacture |
US11024791B1 (en) | 2020-01-27 | 2021-06-01 | Northrop Grumman Systems Corporation | Magnetically stabilized magnetic Josephson junction memory cell |
US12080343B2 (en) * | 2021-10-28 | 2024-09-03 | William Robert Reohr | Read and write enhancements for arrays of superconducting magnetic memory cells |
Family Cites Families (162)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3163853A (en) | 1958-02-20 | 1964-12-29 | Sperry Rand Corp | Magnetic storage thin film |
US3448438A (en) * | 1965-03-19 | 1969-06-03 | Hughes Aircraft Co | Thin film nondestructive memory |
US3573760A (en) * | 1968-12-16 | 1971-04-06 | Ibm | High density thin film memory and method of operation |
US3638199A (en) * | 1969-12-19 | 1972-01-25 | Ibm | Data-processing system with a storage having a plurality of simultaneously accessible locations |
US3707706A (en) | 1970-11-04 | 1972-12-26 | Honeywell Inf Systems | Multiple state memory |
US3913080A (en) | 1973-04-16 | 1975-10-14 | Electronic Memories & Magnetic | Multi-bit core storage |
US4103315A (en) | 1977-06-24 | 1978-07-25 | International Business Machines Corporation | Antiferromagnetic-ferromagnetic exchange bias films |
US4356523A (en) | 1980-06-09 | 1982-10-26 | Ampex Corporation | Narrow track magnetoresistive transducer assembly |
US4351712A (en) | 1980-12-10 | 1982-09-28 | International Business Machines Corporation | Low energy ion beam oxidation process |
JPS5845619A (en) | 1981-09-09 | 1983-03-16 | Hitachi Ltd | Magneto-resistance effect type thin film magnetic head |
JPS60500187A (en) * | 1982-12-30 | 1985-02-07 | インタ−ナシヨナル・ビジネス・マシ−ンズ・コ−ポレ−シヨン | data processing system |
US4455626A (en) * | 1983-03-21 | 1984-06-19 | Honeywell Inc. | Thin film memory with magnetoresistive read-out |
US4663685A (en) * | 1985-08-15 | 1987-05-05 | International Business Machines | Magnetoresistive read transducer having patterned longitudinal bias |
US4780848A (en) | 1986-06-03 | 1988-10-25 | Honeywell Inc. | Magnetoresistive memory with multi-layer storage cells having layers of limited thickness |
US4731757A (en) * | 1986-06-27 | 1988-03-15 | Honeywell Inc. | Magnetoresistive memory including thin film storage cells having tapered ends |
US4751677A (en) * | 1986-09-16 | 1988-06-14 | Honeywell Inc. | Differential arrangement magnetic memory cell |
US4754431A (en) * | 1987-01-28 | 1988-06-28 | Honeywell Inc. | Vialess shorting bars for magnetoresistive devices |
US4825325A (en) * | 1987-10-30 | 1989-04-25 | International Business Machines Corporation | Magnetoresistive read transducer assembly |
US4884235A (en) | 1988-07-19 | 1989-11-28 | Thiele Alfred A | Micromagnetic memory package |
US5039655A (en) | 1989-07-28 | 1991-08-13 | Ampex Corporation | Thin film memory device having superconductor keeper for eliminating magnetic domain creep |
US5075247A (en) | 1990-01-18 | 1991-12-24 | Microunity Systems Engineering, Inc. | Method of making hall effect semiconductor memory cell |
US5173873A (en) | 1990-06-28 | 1992-12-22 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | High speed magneto-resistive random access memory |
JP3483895B2 (en) | 1990-11-01 | 2004-01-06 | 株式会社東芝 | Magnetoresistive film |
JP2601022B2 (en) * | 1990-11-30 | 1997-04-16 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US5159513A (en) | 1991-02-08 | 1992-10-27 | International Business Machines Corporation | Magnetoresistive sensor based on the spin valve effect |
CA2060835A1 (en) | 1991-02-11 | 1992-08-12 | Romney R. Katti | Integrated, non-volatile, high-speed analog random access memory |
US5284701A (en) * | 1991-02-11 | 1994-02-08 | Ashland Oil, Inc. | Carbon fiber reinforced coatings |
DE69225920T2 (en) | 1991-03-06 | 1998-10-15 | Mitsubishi Electric Corp | Magnetic thin film memory device |
KR930008856B1 (en) | 1991-05-15 | 1993-09-16 | 금성일렉트론 주식회사 | Mixing apparatus for constant ratio of chemical source |
JP3065736B2 (en) | 1991-10-01 | 2000-07-17 | 松下電器産業株式会社 | Semiconductor storage device |
US5258884A (en) | 1991-10-17 | 1993-11-02 | International Business Machines Corporation | Magnetoresistive read transducer containing a titanium and tungsten alloy spacer layer |
US5268806A (en) | 1992-01-21 | 1993-12-07 | International Business Machines Corporation | Magnetoresistive transducer having tantalum lead conductors |
US5285339A (en) * | 1992-02-28 | 1994-02-08 | International Business Machines Corporation | Magnetoresistive read transducer having improved bias profile |
US5398200A (en) * | 1992-03-02 | 1995-03-14 | Motorola, Inc. | Vertically formed semiconductor random access memory device |
US5347485A (en) | 1992-03-03 | 1994-09-13 | Mitsubishi Denki Kabushiki Kaisha | Magnetic thin film memory |
US5329486A (en) | 1992-04-24 | 1994-07-12 | Motorola, Inc. | Ferromagnetic memory device |
US5448515A (en) | 1992-09-02 | 1995-09-05 | Mitsubishi Denki Kabushiki Kaisha | Magnetic thin film memory and recording/reproduction method therefor |
US5420819A (en) * | 1992-09-24 | 1995-05-30 | Nonvolatile Electronics, Incorporated | Method for sensing data in a magnetoresistive memory using large fractions of memory cell films for data storage |
US5617071A (en) * | 1992-11-16 | 1997-04-01 | Nonvolatile Electronics, Incorporated | Magnetoresistive structure comprising ferromagnetic thin films and intermediate alloy layer having magnetic concentrator and shielding permeable masses |
US5301079A (en) * | 1992-11-17 | 1994-04-05 | International Business Machines Corporation | Current biased magnetoresistive spin valve sensor |
US5348894A (en) | 1993-01-27 | 1994-09-20 | Texas Instruments Incorporated | Method of forming electrical connections to high dielectric constant materials |
US5343422A (en) | 1993-02-23 | 1994-08-30 | International Business Machines Corporation | Nonvolatile magnetoresistive storage device using spin valve effect |
US5396455A (en) * | 1993-04-30 | 1995-03-07 | International Business Machines Corporation | Magnetic non-volatile random access memory |
JP3179937B2 (en) | 1993-05-01 | 2001-06-25 | 株式会社東芝 | Semiconductor device |
US5349302A (en) | 1993-05-13 | 1994-09-20 | Honeywell Inc. | Sense amplifier input stage for single array memory |
JPH0766033A (en) | 1993-08-30 | 1995-03-10 | Mitsubishi Electric Corp | Magnetoresistance element, and magnetic thin film memory and magnetoresistance sensor using the magnetoresistance element |
JP3223480B2 (en) | 1993-09-10 | 2001-10-29 | 本田技研工業株式会社 | Evaporative fuel processor for internal combustion engines |
US5477482A (en) | 1993-10-01 | 1995-12-19 | The United States Of America As Represented By The Secretary Of The Navy | Ultra high density, non-volatile ferromagnetic random access memory |
US5408377A (en) * | 1993-10-15 | 1995-04-18 | International Business Machines Corporation | Magnetoresistive sensor with improved ferromagnetic sensing layer and magnetic recording system using the sensor |
US5832534A (en) | 1994-01-04 | 1998-11-03 | Intel Corporation | Method and apparatus for maintaining cache coherency using a single controller for multiple cache memories |
US5442508A (en) | 1994-05-25 | 1995-08-15 | Eastman Kodak Company | Giant magnetoresistive reproduce head having dual magnetoresistive sensor |
US5528440A (en) | 1994-07-26 | 1996-06-18 | International Business Machines Corporation | Spin valve magnetoresistive element with longitudinal exchange biasing of end regions abutting the free layer, and magnetic recording system using the element |
US5452243A (en) | 1994-07-27 | 1995-09-19 | Cypress Semiconductor Corporation | Fully static CAM cells with low write power and methods of matching and writing to the same |
EP0731969B1 (en) | 1994-10-05 | 1999-12-01 | Koninklijke Philips Electronics N.V. | Magnetic multilayer device including a resonant-tunneling double-barrier structure |
US5567523A (en) | 1994-10-19 | 1996-10-22 | Kobe Steel Research Laboratories, Usa, Applied Electronics Center | Magnetic recording medium comprising a carbon substrate, a silicon or aluminum nitride sub layer, and a barium hexaferrite magnetic layer |
JP3714696B2 (en) | 1994-10-21 | 2005-11-09 | 富士通株式会社 | Semiconductor memory device |
US6189077B1 (en) * | 1994-12-15 | 2001-02-13 | Texas Instruments Incorporated | Two computer access circuit using address translation into common register file |
US5496759A (en) * | 1994-12-29 | 1996-03-05 | Honeywell Inc. | Highly producible magnetoresistive RAM process |
US5534793A (en) | 1995-01-24 | 1996-07-09 | Texas Instruments Incorporated | Parallel antifuse routing scheme (PARS) circuit and method for field programmable gate arrays |
US5587943A (en) | 1995-02-13 | 1996-12-24 | Integrated Microtransducer Electronics Corporation | Nonvolatile magnetoresistive memory with fully closed flux operation |
US5541868A (en) | 1995-02-21 | 1996-07-30 | The United States Of America As Represented By The Secretary Of The Navy | Annular GMR-based memory element |
JPH08287422A (en) | 1995-04-07 | 1996-11-01 | Alps Electric Co Ltd | Magnetoresistance effect head |
US6169687B1 (en) * | 1995-04-21 | 2001-01-02 | Mark B. Johnson | High density and speed magneto-electronic memory for use in computing system |
US5585986A (en) | 1995-05-15 | 1996-12-17 | International Business Machines Corporation | Digital magnetoresistive sensor based on the giant magnetoresistance effect |
JP2778626B2 (en) | 1995-06-02 | 1998-07-23 | 日本電気株式会社 | Magnetoresistance effect film, method of manufacturing the same, and magnetoresistance effect element |
US5702831A (en) | 1995-11-06 | 1997-12-30 | Motorola | Ferromagnetic GMR material |
JP3767930B2 (en) | 1995-11-13 | 2006-04-19 | 沖電気工業株式会社 | Information recording / reproducing method and information storage device |
US5659499A (en) | 1995-11-24 | 1997-08-19 | Motorola | Magnetic memory and method therefor |
US5828578A (en) | 1995-11-29 | 1998-10-27 | S3 Incorporated | Microprocessor with a large cache shared by redundant CPUs for increasing manufacturing yield |
JP3293437B2 (en) * | 1995-12-19 | 2002-06-17 | 松下電器産業株式会社 | Magnetoresistive element, magnetoresistive head and memory element |
US5569617A (en) | 1995-12-21 | 1996-10-29 | Honeywell Inc. | Method of making integrated spacer for magnetoresistive RAM |
US5712612A (en) * | 1996-01-02 | 1998-01-27 | Hewlett-Packard Company | Tunneling ferrimagnetic magnetoresistive sensor |
US5909345A (en) * | 1996-02-22 | 1999-06-01 | Matsushita Electric Industrial Co., Ltd. | Magnetoresistive device and magnetoresistive head |
US5635765A (en) * | 1996-02-26 | 1997-06-03 | Cypress Semiconductor Corporation | Multi-layer gate structure |
US5640343A (en) | 1996-03-18 | 1997-06-17 | International Business Machines Corporation | Magnetic memory array using magnetic tunnel junction devices in the memory cells |
US5764567A (en) | 1996-11-27 | 1998-06-09 | International Business Machines Corporation | Magnetic tunnel junction device with nonferromagnetic interface layer for improved magnetic field response |
US5650958A (en) | 1996-03-18 | 1997-07-22 | International Business Machines Corporation | Magnetic tunnel junctions with controlled magnetic response |
US5835314A (en) | 1996-04-17 | 1998-11-10 | Massachusetts Institute Of Technology | Tunnel junction device for storage and switching of signals |
JP3076244B2 (en) | 1996-06-04 | 2000-08-14 | 日本電気株式会社 | Polishing method of multilayer wiring |
US5732016A (en) * | 1996-07-02 | 1998-03-24 | Motorola | Memory cell structure in a magnetic random access memory and a method for fabricating thereof |
US5905996A (en) * | 1996-07-29 | 1999-05-18 | Micron Technology, Inc. | Combined cache tag and data memory architecture |
US5745408A (en) * | 1996-09-09 | 1998-04-28 | Motorola, Inc. | Multi-layer magnetic memory cell with low switching current |
US5734605A (en) * | 1996-09-10 | 1998-03-31 | Motorola, Inc. | Multi-layer magnetic tunneling junction memory cells |
US5894447A (en) * | 1996-09-26 | 1999-04-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device including a particular memory cell block structure |
US5861328A (en) * | 1996-10-07 | 1999-01-19 | Motorola, Inc. | Method of fabricating GMR devices |
US5699293A (en) | 1996-10-09 | 1997-12-16 | Motorola | Method of operating a random access memory device having a plurality of pairs of memory cells as the memory device |
US5757056A (en) * | 1996-11-12 | 1998-05-26 | University Of Delaware | Multiple magnetic tunnel structures |
US5729410A (en) * | 1996-11-27 | 1998-03-17 | International Business Machines Corporation | Magnetic tunnel junction device with longitudinal biasing |
US5801984A (en) | 1996-11-27 | 1998-09-01 | International Business Machines Corporation | Magnetic tunnel junction device with ferromagnetic multilayer having fixed magnetic moment |
US5748519A (en) * | 1996-12-13 | 1998-05-05 | Motorola, Inc. | Method of selecting a memory cell in a magnetic random access memory device |
US5761110A (en) | 1996-12-23 | 1998-06-02 | Lsi Logic Corporation | Memory cell capable of storing more than two logic states by using programmable resistances |
JP3325478B2 (en) * | 1996-12-27 | 2002-09-17 | ワイケイケイ株式会社 | Magnetoresistive element, magnetic detector and method of using the same |
US5804485A (en) | 1997-02-25 | 1998-09-08 | Miracle Technology Co Ltd | High density metal gate MOS fabrication process |
US5902690A (en) * | 1997-02-25 | 1999-05-11 | Motorola, Inc. | Stray magnetic shielding for a non-volatile MRAM |
US5768181A (en) | 1997-04-07 | 1998-06-16 | Motorola, Inc. | Magnetic device having multi-layer with insulating and conductive layers |
US5898612A (en) * | 1997-05-22 | 1999-04-27 | Motorola, Inc. | Magnetic memory cell with increased GMR ratio |
US5774394A (en) | 1997-05-22 | 1998-06-30 | Motorola, Inc. | Magnetic memory cell with increased GMR ratio |
US5856008A (en) * | 1997-06-05 | 1999-01-05 | Lucent Technologies Inc. | Article comprising magnetoresistive material |
US5838608A (en) | 1997-06-16 | 1998-11-17 | Motorola, Inc. | Multi-layer magnetic random access memory and method for fabricating thereof |
US5804250A (en) | 1997-07-28 | 1998-09-08 | Eastman Kodak Company | Method for fabricating stable magnetoresistive sensors |
JPH1168192A (en) * | 1997-08-18 | 1999-03-09 | Hitachi Ltd | Multi-tunnel junction, tunnel magnetoresistance effect element, magnetic sensor and magnetic recording sensor head |
DE19744095A1 (en) * | 1997-10-06 | 1999-04-15 | Siemens Ag | Memory cell array has stacked layer magnetoresistive effect layer memory elements |
US5831920A (en) | 1997-10-14 | 1998-11-03 | Motorola, Inc. | GMR device having a sense amplifier protected by a circuit for dissipating electric charges |
JPH11134620A (en) * | 1997-10-30 | 1999-05-21 | Nec Corp | Ferromagnetic tunnel junction element sensor and its manufacture |
US6188549B1 (en) * | 1997-12-10 | 2001-02-13 | Read-Rite Corporation | Magnetoresistive read/write head with high-performance gap layers |
US5966323A (en) * | 1997-12-18 | 1999-10-12 | Motorola, Inc. | Low switching field magnetoresistive tunneling junction for high density arrays |
US6048739A (en) * | 1997-12-18 | 2000-04-11 | Honeywell Inc. | Method of manufacturing a high density magnetic memory device |
US5852574A (en) | 1997-12-24 | 1998-12-22 | Motorola, Inc. | High density magnetoresistive random access memory device and operating method thereof |
US6180444B1 (en) * | 1998-02-18 | 2001-01-30 | International Business Machines Corporation | Semiconductor device having ultra-sharp P-N junction and method of manufacturing the same |
US6069820A (en) * | 1998-02-20 | 2000-05-30 | Kabushiki Kaisha Toshiba | Spin dependent conduction device |
EP0973169B1 (en) * | 1998-05-13 | 2005-01-26 | Sony Corporation | Element exploiting magnetic material and addressing method therefor |
US6055179A (en) * | 1998-05-19 | 2000-04-25 | Canon Kk | Memory device utilizing giant magnetoresistance effect |
US6175475B1 (en) * | 1998-05-27 | 2001-01-16 | International Business Machines Corporation | Fully-pinned, flux-closed spin valve |
DE19823826A1 (en) * | 1998-05-28 | 1999-12-02 | Burkhard Hillebrands | MRAM memory and method for reading / writing digital information into such a memory |
US6023395A (en) * | 1998-05-29 | 2000-02-08 | International Business Machines Corporation | Magnetic tunnel junction magnetoresistive sensor with in-stack biasing |
JP3234814B2 (en) * | 1998-06-30 | 2001-12-04 | 株式会社東芝 | Magnetoresistive element, magnetic head, magnetic head assembly, and magnetic recording device |
JP2002520874A (en) * | 1998-07-15 | 2002-07-09 | インフィネオン テクノロジース アクチエンゲゼルシャフト | Memory cell device in which electric resistance of memory element is information and can be influenced by a magnetic field, and method of manufacturing the same |
US5953248A (en) * | 1998-07-20 | 1999-09-14 | Motorola, Inc. | Low switching field magnetic tunneling junction for high density arrays |
US6195240B1 (en) * | 1998-07-31 | 2001-02-27 | International Business Machines Corporation | Spin valve head with diffusion barrier |
US6072717A (en) * | 1998-09-04 | 2000-06-06 | Hewlett Packard | Stabilized magnetic memory cell |
US6172903B1 (en) * | 1998-09-22 | 2001-01-09 | Canon Kabushiki Kaisha | Hybrid device, memory apparatus using such hybrid devices and information reading method |
TW440835B (en) * | 1998-09-30 | 2001-06-16 | Siemens Ag | Magnetoresistive memory with raised interference security |
US6016269A (en) * | 1998-09-30 | 2000-01-18 | Motorola, Inc. | Quantum random address memory with magnetic readout and/or nano-memory elements |
US6178074B1 (en) * | 1998-11-19 | 2001-01-23 | International Business Machines Corporation | Double tunnel junction with magnetoresistance enhancement layer |
US6055178A (en) * | 1998-12-18 | 2000-04-25 | Motorola, Inc. | Magnetic random access memory with a reference memory array |
US6175515B1 (en) * | 1998-12-31 | 2001-01-16 | Honeywell International Inc. | Vertically integrated magnetic memory |
US6567246B1 (en) * | 1999-03-02 | 2003-05-20 | Matsushita Electric Industrial Co., Ltd. | Magnetoresistance effect element and method for producing the same, and magnetoresistance effect type head, magnetic recording apparatus, and magnetoresistance effect memory element |
US6191972B1 (en) * | 1999-04-30 | 2001-02-20 | Nec Corporation | Magnetic random access memory circuit |
JP3589346B2 (en) * | 1999-06-17 | 2004-11-17 | 松下電器産業株式会社 | Magnetoresistance effect element and magnetoresistance effect storage element |
JP3592140B2 (en) * | 1999-07-02 | 2004-11-24 | Tdk株式会社 | Tunnel magnetoresistive head |
US6343032B1 (en) * | 1999-07-07 | 2002-01-29 | Iowa State University Research Foundation, Inc. | Non-volatile spin dependent tunnel junction circuit |
US6383574B1 (en) * | 1999-07-23 | 2002-05-07 | Headway Technologies, Inc. | Ion implantation method for fabricating magnetoresistive (MR) sensor element |
US6052302A (en) * | 1999-09-27 | 2000-04-18 | Motorola, Inc. | Bit-wise conditional write method and system for an MRAM |
US6169689B1 (en) * | 1999-12-08 | 2001-01-02 | Motorola, Inc. | MTJ stacked cell memory sensing method and apparatus |
JP2001184870A (en) * | 1999-12-27 | 2001-07-06 | Mitsubishi Electric Corp | Associative memory and variable length encoder/decoder using the same |
US6185143B1 (en) * | 2000-02-04 | 2001-02-06 | Hewlett-Packard Company | Magnetic random access memory (MRAM) device including differential sense amplifiers |
US6911710B2 (en) * | 2000-03-09 | 2005-06-28 | Hewlett-Packard Development Company, L.P. | Multi-bit magnetic memory cells |
US6211090B1 (en) * | 2000-03-21 | 2001-04-03 | Motorola, Inc. | Method of fabricating flux concentrating layer for use with magnetoresistive random access memories |
DE10113853B4 (en) * | 2000-03-23 | 2009-08-06 | Sharp K.K. | Magnetic storage element and magnetic memory |
US6205073B1 (en) * | 2000-03-31 | 2001-03-20 | Motorola, Inc. | Current conveyor and method for readout of MTJ memories |
JP3800925B2 (en) * | 2000-05-15 | 2006-07-26 | 日本電気株式会社 | Magnetic random access memory circuit |
DE10036140C1 (en) * | 2000-07-25 | 2001-12-20 | Infineon Technologies Ag | Non-destructive read-out of MRAM memory cells involves normalizing actual cell resistance, comparing normalized and normal resistance values, detecting content from the result |
JP4309075B2 (en) * | 2000-07-27 | 2009-08-05 | 株式会社東芝 | Magnetic storage |
US6392922B1 (en) * | 2000-08-14 | 2002-05-21 | Micron Technology, Inc. | Passivated magneto-resistive bit structure and passivation method therefor |
US6363007B1 (en) * | 2000-08-14 | 2002-03-26 | Micron Technology, Inc. | Magneto-resistive memory with shared wordline and sense line |
US6538921B2 (en) * | 2000-08-17 | 2003-03-25 | Nve Corporation | Circuit selection of magnetic memory cells and related cell structures |
DE10041378C1 (en) * | 2000-08-23 | 2002-05-16 | Infineon Technologies Ag | MRAM configuration |
JP3075807U (en) * | 2000-08-23 | 2001-03-06 | 船井電機株式会社 | Magnetic tape unit |
DE10043440C2 (en) * | 2000-09-04 | 2002-08-29 | Infineon Technologies Ag | Magnetoresistive memory and method for reading it out |
JP4693292B2 (en) * | 2000-09-11 | 2011-06-01 | 株式会社東芝 | Ferromagnetic tunnel junction device and manufacturing method thereof |
JP4726290B2 (en) * | 2000-10-17 | 2011-07-20 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit |
US6538919B1 (en) * | 2000-11-08 | 2003-03-25 | International Business Machines Corporation | Magnetic tunnel junctions using ferrimagnetic materials |
US6351409B1 (en) * | 2001-01-04 | 2002-02-26 | Motorola, Inc. | MRAM write apparatus and method |
US6385109B1 (en) * | 2001-01-30 | 2002-05-07 | Motorola, Inc. | Reference voltage generator for MRAM and method |
US6515895B2 (en) * | 2001-01-31 | 2003-02-04 | Motorola, Inc. | Non-volatile magnetic register |
US6358756B1 (en) * | 2001-02-07 | 2002-03-19 | Micron Technology, Inc. | Self-aligned, magnetoresistive random-access memory (MRAM) structure utilizing a spacer containment scheme |
US6392923B1 (en) * | 2001-02-27 | 2002-05-21 | Motorola, Inc. | Magnetoresistive midpoint generator and method |
US6392924B1 (en) * | 2001-04-06 | 2002-05-21 | United Microelectronics Corp. | Array for forming magnetoresistive random access memory with pseudo spin valve |
JP2005501404A (en) * | 2001-08-30 | 2005-01-13 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Magnetoresistive device and electronic device |
US6545906B1 (en) * | 2001-10-16 | 2003-04-08 | Motorola, Inc. | Method of writing to scalable magnetoresistance random access memory element |
US6531723B1 (en) * | 2001-10-16 | 2003-03-11 | Motorola, Inc. | Magnetoresistance random access memory for improved scalability |
US6720597B2 (en) * | 2001-11-13 | 2004-04-13 | Motorola, Inc. | Cladding of a conductive interconnect for programming a MRAM device using multiple magnetic layers |
-
2001
- 2001-10-16 US US09/978,859 patent/US6545906B1/en not_active Expired - Lifetime
-
2002
- 2002-09-24 KR KR1020047006280A patent/KR100898875B1/en active IP Right Grant
- 2002-09-24 EP EP02761824A patent/EP1474807A2/en not_active Withdrawn
- 2002-09-24 AU AU2002327059A patent/AU2002327059A1/en not_active Abandoned
- 2002-09-24 WO PCT/US2002/030437 patent/WO2003034437A2/en not_active Application Discontinuation
- 2002-09-24 JP JP2003537077A patent/JP4292239B2/en not_active Expired - Lifetime
- 2002-09-24 CN CN028227050A patent/CN1610949B/en not_active Expired - Lifetime
- 2002-10-08 TW TW091123192A patent/TW583666B/en not_active IP Right Cessation
-
2003
- 2003-01-09 US US10/339,378 patent/US7184300B2/en not_active Expired - Lifetime
-
2005
- 2005-08-25 HK HK05107472.7A patent/HK1075321A1/en not_active IP Right Cessation
Cited By (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030128603A1 (en) * | 2001-10-16 | 2003-07-10 | Leonid Savtchenko | Method of writing to a scalable magnetoresistance random access memory element |
WO2003107350A2 (en) * | 2002-06-18 | 2003-12-24 | Motorola, Inc., A Corporation Of The State Of Delaware | Magnetoresistive random access memory with reduced switching field |
WO2003107350A3 (en) * | 2002-06-18 | 2004-04-22 | Motorola Inc | Magnetoresistive random access memory with reduced switching field |
US20060017083A1 (en) * | 2002-07-17 | 2006-01-26 | Slaughter Jon M | Multi-state magnetoresistance random access cell with improved memory storage density |
EP1625589A4 (en) * | 2003-05-13 | 2007-01-03 | Freescale Semiconductor Inc | Magnetoelectronics information device having a compound magnetic free layer |
EP1625589A2 (en) * | 2003-05-13 | 2006-02-15 | Freescale Semiconductor, Inc. | Magnetoelectronics information device having a compound magnetic free layer |
US20040264238A1 (en) * | 2003-06-27 | 2004-12-30 | Akerman Bengt J. | MRAM element and methods for writing the MRAM element |
EP1665277A1 (en) * | 2003-09-05 | 2006-06-07 | Freescale Semiconductors, Inc. | Write driver for a magnetoresistive memory |
EP1665277A4 (en) * | 2003-09-05 | 2008-01-09 | Freescale Semiconductor Inc | Write driver for a magnetoresistive memory |
JP2005142508A (en) * | 2003-11-10 | 2005-06-02 | Sony Corp | Magnetic storage element and magnetic memory |
FR2869445A1 (en) * | 2004-04-26 | 2005-10-28 | St Microelectronics Sa | MAGNETIC LIFE MEMORY ELEMENT |
EP1592023A1 (en) * | 2004-04-26 | 2005-11-02 | STMicroelectronics S.A. | Dynamic magnetic memory element |
US20050237796A1 (en) * | 2004-04-26 | 2005-10-27 | Stmicroelectronics S.A. | MRAM element |
US7298643B2 (en) | 2004-04-26 | 2007-11-20 | Stmicroelectronics Sa | MRAM element |
JPWO2006022197A1 (en) * | 2004-08-25 | 2008-05-08 | 日本電気株式会社 | Memory cell and magnetic random access memory |
US20080089117A1 (en) * | 2004-08-25 | 2008-04-17 | Nec Corporation | Memory Cell and Magnetic Random Access Memory |
WO2006022197A1 (en) * | 2004-08-25 | 2006-03-02 | Nec Corporation | Memory cell and magnetic random access memory |
US7916520B2 (en) * | 2004-08-25 | 2011-03-29 | Nec Corporation | Memory cell and magnetic random access memory |
EP1659631A3 (en) * | 2004-11-18 | 2006-11-08 | Maglabs, Inc. | Magnetic random access memory with stacked toggle memory cells |
US20060108620A1 (en) * | 2004-11-24 | 2006-05-25 | Rizzo Nicholas D | Reduced power magnetoresistive random access memory elements |
TWI398871B (en) * | 2004-11-24 | 2013-06-11 | Everspin Technologies Inc | Reduced power magnetoresistive random access memory elements and method for fabricating a magnetoresistive memory element |
JPWO2006059559A1 (en) * | 2004-12-01 | 2008-06-05 | 日本電気株式会社 | Magnetic random access memory, its operation method and its manufacturing method |
JP4891092B2 (en) * | 2004-12-01 | 2012-03-07 | 日本電気株式会社 | Magnetic random access memory, its operation method and its manufacturing method |
US7688617B2 (en) | 2005-10-18 | 2010-03-30 | Nec Corporation | MRAM and operation method of the same |
US20090141544A1 (en) * | 2005-10-18 | 2009-06-04 | Nec Corporation | Mram and Operation Method of the Same |
US20080043517A1 (en) * | 2006-07-03 | 2008-02-21 | Sony Corporation | Memory device |
US7502250B2 (en) | 2006-07-03 | 2009-03-10 | Sony Corporation | Memory device |
US20080112215A1 (en) * | 2006-11-02 | 2008-05-15 | Sony Corporation | Storage element and memory |
US7529122B2 (en) | 2006-11-02 | 2009-05-05 | Sony Corporation | Storage element and memory |
US20080180988A1 (en) * | 2007-01-29 | 2008-07-31 | Industrial Technology Research Institute | Direct writing method of magnetic memory cell and magetic memory cell structure |
US8089802B2 (en) | 2007-02-21 | 2012-01-03 | Sony Corporation | Memory device and memory |
US20080197433A1 (en) * | 2007-02-21 | 2008-08-21 | Sony Corporation | Memory device and memory |
US20100193889A1 (en) * | 2007-08-03 | 2010-08-05 | Kiyokazu Nagahara | Magnetic random access memory and method of manufacturing the same |
US8120127B2 (en) * | 2007-08-03 | 2012-02-21 | Nec Corporation | Magnetic random access memory and method of manufacturing the same |
US8149613B2 (en) | 2008-12-03 | 2012-04-03 | Sony Corporation | Resistance variable memory device |
US8072789B2 (en) | 2008-12-03 | 2011-12-06 | Sony Corporation | Resistance-change memory device |
US20100135068A1 (en) * | 2008-12-03 | 2010-06-03 | Sony Corporation | Resistance-change memory device |
US20100135069A1 (en) * | 2008-12-03 | 2010-06-03 | Sony Corporation | Resistance variable memory device |
US20100328998A1 (en) * | 2009-06-24 | 2010-12-30 | Sony Corporation | Memory and write control method |
US8437180B2 (en) | 2009-06-24 | 2013-05-07 | Sony Corporation | Memory and write control method |
US8481339B2 (en) | 2011-02-22 | 2013-07-09 | Renesas Electronics Corporation | Magnetic memory and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
JP4292239B2 (en) | 2009-07-08 |
WO2003034437A2 (en) | 2003-04-24 |
US6545906B1 (en) | 2003-04-08 |
TW583666B (en) | 2004-04-11 |
HK1075321A1 (en) | 2005-12-09 |
WO2003034437A3 (en) | 2003-08-07 |
JP2005505889A (en) | 2005-02-24 |
EP1474807A2 (en) | 2004-11-10 |
US7184300B2 (en) | 2007-02-27 |
AU2002327059A1 (en) | 2003-04-28 |
CN1610949A (en) | 2005-04-27 |
CN1610949B (en) | 2010-06-09 |
KR20040058244A (en) | 2004-07-03 |
US20030128603A1 (en) | 2003-07-10 |
KR100898875B1 (en) | 2009-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6545906B1 (en) | Method of writing to scalable magnetoresistance random access memory element | |
US6633498B1 (en) | Magnetoresistive random access memory with reduced switching field | |
US6956764B2 (en) | Method of writing to a multi-state magnetic random access memory cell | |
US6654278B1 (en) | Magnetoresistance random access memory | |
Slaughter et al. | Fundamentals of MRAM technology | |
US6531723B1 (en) | Magnetoresistance random access memory for improved scalability | |
US7235408B2 (en) | Synthetic antiferromagnetic structure for magnetoelectronic devices | |
US6269018B1 (en) | Magnetic random access memory using current through MTJ write mechanism | |
EP1518246B1 (en) | Circuit and method of writing a toggle memory | |
WO2004003924A2 (en) | Circuit and method for reading a toggle memory cell | |
US7002194B2 (en) | Via AP switching |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAVTCHENKO, LEONID;ENGEL, BRADLEY N.;RIZZO, NICHOLAS D.;AND OTHERS;REEL/FRAME:012266/0870 Effective date: 20011015 |
|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SAVTCHENKO, LEONID;ENGEL, BRADLEY N.;RIZZO, NICHOLAS D.;AND OTHERS;REEL/FRAME:012225/0989 Effective date: 20011015 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
AS | Assignment |
Owner name: EVERSPIN TECHNOLOGIES, INC., ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:022597/0062 Effective date: 20090225 Owner name: EVERSPIN TECHNOLOGIES, INC.,ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:022597/0062 Effective date: 20090225 |
|
AS | Assignment |
Owner name: EVERSPIN TECHNOLOGIES, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:024767/0398 Effective date: 20080605 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
SULP | Surcharge for late payment |
Year of fee payment: 11 |
|
AS | Assignment |
Owner name: EVERSPIN TECHNOLOGIES, INC., ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:036084/0057 Effective date: 20080606 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 |