US20030062631A1 - Semiconductor device and method of fabricating the same - Google Patents

Semiconductor device and method of fabricating the same Download PDF

Info

Publication number
US20030062631A1
US20030062631A1 US10252504 US25250402A US2003062631A1 US 20030062631 A1 US20030062631 A1 US 20030062631A1 US 10252504 US10252504 US 10252504 US 25250402 A US25250402 A US 25250402A US 2003062631 A1 US2003062631 A1 US 2003062631A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
semiconductor
semiconductor device
support plate
connecting
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10252504
Inventor
Yoshihiko Nemoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0231Manufacturing methods of the redistribution layers
    • H01L2224/02319Manufacturing methods of the redistribution layers by using a preform
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0233Structure of the redistribution layers
    • H01L2224/02333Structure of the redistribution layers being a bump
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0237Disposition of the redistribution layers
    • H01L2224/02371Disposition of the redistribution layers connecting the bonding area on a surface of the semiconductor or solid-state body with another surface of the semiconductor or solid-state body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • H01L2224/06182On opposite sides of the body with specially adapted redistribution layers [RDL]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134Stud bumping, i.e. using a wire-bonding apparatus
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13022Disposition the bump connector being at least partially embedded in the surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4899Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
    • H01L2224/48991Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on the semiconductor or solid-state body to be connected
    • H01L2224/48992Reinforcing structures
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4899Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
    • H01L2224/48996Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/48997Reinforcing structures
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/85005Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate being a temporary or sacrificial substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85186Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/85951Forming additional members, e.g. for reinforcing
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1058Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1064Electrical connections provided on a side surface of one or more of the containers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1094Thermal management, e.g. cooling
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01039Yttrium [Y]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Abstract

A semiconductor device having a structure miniaturizable through simple fabrication steps and a method of fabricating a semiconductor device capable of remarkably improving production efficiency are obtained. The semiconductor device comprises a semiconductor chip including a semiconductor circuit having a prescribed function and an electrode on one main surface, a wire having a first end connected with the electrode and a second end having a connecting terminal connected to an external device and an insulator sealing at least the main surface of the semiconductor chip. The connecting terminal provided on the second end of the wire is a part formed while keeping a state integrated with the remaining part of the wire, and exposed on a bottom surface opposite to the upper surface of the insulator closer to the main surface.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a semiconductor device and a method of fabricating the same, and more particularly, it relates to a miniaturized semiconductor device capable of remarkably improving production efficiency and a method of fabricating the same. [0002]
  • 2. Description of the Prior Art [0003]
  • FIG. 95 is a sectional block diagram showing an exemplary conventional semiconductor device. A semiconductor chip [0004] 101 a formed on a wafer is mounted on a die pad 105 b of a lead frame. Electrode pads 103 of the semiconductor chip 101 a are connected with external leads 105 a serving as external connecting terminals by wires 102. The wires 102 form wire connecting terminals 102 b on portions con connected with the electrode pads 103, while forming wire connecting terminals 102 a on portions connected with the external leads 105 a. Portions excluding external terminals of the external leads 105 a are sealed with insulating resin 104, as shown in FIG. 95.
  • FIGS. [0005] 96 to 100 show a method of fabricating the aforementioned semiconductor device. As shown in FIG. 96, a plurality of semiconductor circuit areas (semiconductor chip regions) 101 a are arranged and formed on the wafer 101, for providing the electrode pads 103 on the surface of each semiconductor chip 101 a. As shown in FIG. 97, the wafer 101 is cut in units of the semiconductor chip regions 101 a, for obtaining each fragmented semiconductor chip 101 a. Thereafter the fragmented semiconductor chip 101 a is fixed to the die pad 105 b of the lead frame, as shown in FIG. 98. Then, the electrode pads 103 arranged on the upper surface of the semiconductor chip 101 a and the external leads 105 a are connected with each other by the wires 102, as shown in FIG. 99. Thereafter the portions excluding the terminals of the external leads 105 a are sealed with the resin 104, as shown in FIG. 100. Finally, portions of the external leads 105 a exposed from the sealing resin 104 are bent inward for reducing the size, thereby fabricating the semiconductor device shown in FIG. 95.
  • A semiconductor device such as a DRAM (dynamic random access memory), for example, having excellent reliability can be obtained by the aforementioned fabrication method. [0006]
  • However, the aforementioned semiconductor device employs the lead frame, and hence the external leads [0007] 105 a are inevitably located outside the semiconductor chip 101 a in a planar view. In order to eliminate such a factor inhibiting the semiconductor device from miniaturization, some proposals have heretofore been made. For example, FIG. 101 shows a structure proposed in Japanese Patent Laying-Open No. 9-162348 (1997). Referring to FIG. 101, resin projections 104 a covered with metal films 115 a are provided on the bottom of a semiconductor chip 101 a for connecting the metal films 115 a with electrode pads 103 of the semiconductor chip 101 a with wires 102. According to this structure, no terminals for external connection are provided outside sealing resin, and hence this semiconductor device can be miniaturized.
  • FIG. 102 shows another structure proposed in Japanese Patent Laying-Open No. 10-98133 (1998). Referring to FIG. 102, external connection means [0008] 125 a is arranged in proximity to a semiconductor chip 101 a without employing a lead frame. In this semiconductor device, the semiconductor chip 101 a and the external connection means 125 a are sealed with resin 104 and exposed on the back surface. This semiconductor device can also be miniaturized due to the external connection means 125 a located inside the sealing resin 104 in a planar view.
  • However, the structure according to Japanese Patent Laying-Open No. 9-162348 shown in FIG. 101 requires pattern formation for the metal films [0009] 115 a covering the resin projections 104 a. Therefore, the number of fabrication steps is complicatedly increased. Thus, the fabrication cost is increased, and the yield may be reduced.
  • In the structure according to Japanese Patent Laying-Open No. 10-98133 shown in FIG. 102, an additional member, i.e., the external connection means [0010] 125 a must be arranged during fabrication steps. Therefore, the fabrication steps are complicated to increase the fabrication cost, and the yield may be reduced.
  • In addition, each of the aforementioned semiconductor devices is generally fabricated by cutting a wafer provided with semiconductor chips through prescribed processing steps along sections of the wafer for obtaining fragmented individual semiconductor chips. According to a general fabrication method, each of the semiconductor devices shown in FIGS. [0011] 96 to 100 is fabricated through a step of fragmenting the semiconductor chip in advance of a step of sealing portions of the wafer with resin.
  • When electrode pads of the semiconductor chip and connecting terminals are wire-bonded and sealed with resin through the step of fragmenting the semiconductor chip, alignment etc. must be performed in each fragmented semiconductor chip, leading to limitation of the production efficiency. While the price of a semiconductor device is reduced by mass production for facilitating popularization of the semiconductor device, the aforementioned system fabricating a semiconductor package for each fragmented semiconductor chip is problematic in view of mass productivity. [0012]
  • In the aforementioned method fabricating the semiconductor package for each fragmented semiconductor device, it is difficult to handle the semiconductor device when the same is miniaturized. It is obviously difficult to handle the aforementioned semiconductor device shown in FIG. 101 or [0013] 102 when the same is miniaturized.
  • Further, complicated processing steps are required for fabricating a semiconductor device such as the aforementioned miniaturized semiconductor device shown in FIG. 101 or [0014] 102 by stacking a plurality of individual fragmented semiconductor chips, and the finished semiconductor device is also complicated in structure. FIG. 103 shows a multilayer structure employing a lead frame. Referring to FIG. 103, the sizes of stacked semiconductor chips 101 a must be gradually reduced in ascending order, and hence the number of stackable layers of the semiconductor chips 101 a is limited. FIG. 104 shows a multilayer structure formed by stacking semiconductor chips 101 a of the same size. It is understood from FIG. 104 that the semiconductor chips 101 a of the same size must be stacked through a spacer 111. When the spacer 111 is employed, not only the structure is complicated but also a connecting step is required for each layer. Therefore, fabrication efficiency is disadvantageously reduced.
  • SUMMARY OF THE INVENTION
  • An object of the present invention is to provide a miniaturized semiconductor device capable of remarkably improving production efficiency and a method of fabricating this semiconductor device. [0015]
  • The semiconductor device according to the present invention comprises a semiconductor chip including a semiconductor circuit having a prescribed function and an electrode on a main surface, a metal wire having a first end connected with the electrode and a second end having a connecting terminal connected with an external device and an insulator covering at least the main surface of the semiconductor chip. In this semiconductor device, the connecting terminal provided on the second end of the metal wire is a part formed while keeping a state integrated with the remaining part of the metal wire, and exposed on a bottom surface opposite to the upper surface of the insulator. [0016]
  • According to the aforementioned structure, the connecting terminal integrally formed with the metal wire is exposed from the bottom. When the semiconductor device is fabricated, therefore, the part of the connecting terminal continuous with the metal wire connects the aforementioned electrode, a tentative conductive or support plate, for example, and the connecting terminal integrally formed with the metal wire with each other. The aforementioned connecting terminal and the terminal part provided on the electrode are integrally formed with the metal wire. The connecting terminal and the terminal part provided on the electrode may be formed in a step of arranging the metal wire while keeping the state integrated with the remaining part of the metal wire. At this time, the part for defining the connecting terminal may be deformed by working. Therefore, (1) no seam is present between the connecting terminal and the remaining part of the metal wire, and (2) the connecting terminal and the remaining part of the metal wire are substantially identical in composition to each other. The connecting terminal and the terminal part provided on the electrode may allowedly be different in shape from the metal wire. When the metal wire is prepared from a wire, for example, the connecting terminal is brought into the form of a ball bond or a stitch bond by working the wire in a wire connection step. When the metal wire is formed by gas deposition or plating, the connecting terminal can be brought into an arbitrary form suitable for serving as a connecting part. The aforementioned tentative conductive or support plate can be removed in a later step. [0017]
  • When forming the metal wire by a wire, for example, the following working can be performed in a wire bonding step: [0018]
  • (a) The forward end of the wire is connected to the electrode of the aforementioned semiconductor chip, for forming a first pressure contact part. Then, a second pressure contact part is similarly formed also on the aforementioned tentative conductive plate, so that the wire continuous to a supply source in a bonding tool can be cut. When the second pressure contact part is formed on the tentative conductive plate, the wire is crushed to be increased in width. Therefore, the wire can be employed as the connecting terminal. Wire bonding conditions can be adjusted for increasing the width of the wire beyond those of the pressure contact parts formed under general pressure contact conditions. In ultrasonic wire bonding of an aluminum wire, further, similar pressure contact parts are formed on both of aluminum wire connecting portions of the electrode provided on the semiconductor chip and the support plate respectively. Also in this case, the pressure contact parts of the aluminum wire, merely connected onto the tentative conductive plate, are increased in width. Therefore, the aluminum wire can be readily employed as the connecting terminal. Further, the pressure contact parts can be worked in a larger width than those of general pressure contact parts by adjusting conditions for the ultrasonic wire bonding. [0019]
  • (b) It is also possible to melt the forward end portion of the wire for forming a bulk part and forming a ball bond on the tentative conductive plate and thereafter form a stitch bond on the electrode of the semiconductor chip. [0020]
  • (c) It is also possible to melt the forward end portion of the wire for forming a bulk part and forming a ball bond on the electrode of the semiconductor chip and thereafter form a stitch bond on the tentative conductive plate. [0021]
  • Through any of the steps (a), (b) and (c), the connecting terminal can be formed by the end of the metal wire worked and connected to the conductive plate by removing the tentative conductive plate in a later step. [0022]
  • Consequently, a semiconductor device miniaturized by employing no lead frame can be fabricated through extremely simple fabrication steps. As a result, a miniaturized semiconductor device having high reliability can be obtained at a low cost. [0023]
  • A method of fabricating semiconductor devices according to the present invention is a method of fabricating at least two semiconductor devices from a semiconductor substrate including at least two semiconductor circuit areas provided with electrodes having prescribed functions for attaining electrical connection with an external device arranged on a first main surface. This fabrication method comprises steps of bonding a support plate to a second main surface of the semiconductor substrate opposite to the first main surface, forming a trench for separating at least two semiconductor circuit areas into individual semiconductor circuit areas to expose the support plate around the semiconductor circuit areas, connecting the electrodes and the support plate exposed in the trench with each other by a metal wire, and removing the support plate. [0024]
  • According to this method, semiconductor chips (the semiconductor circuit areas) are not fragmented but connected to the support plate on the bottom of the trench in the state supported by the support plate in the step of connecting the electrodes and the support plate with each other by the metal wire. When the aforementioned connecting step is carried out through wire bonding, for example, the electrodes of the semiconductor chips and connecting terminals are wire-bonded to each other. Therefore, no alignment may be performed every conductor element but production efficiency can be remarkably improved. Thus, the fabrication method is remarkably excellent in view of mass productivity. [0025]
  • The fabrication method is also excellent in handleability coming into question when performing miniaturization in a method of fabricating a semiconductor package every fragmented semiconductor device. [0026]
  • Further, a semiconductor device having a multilayer structure can be obtained by stacking semiconductor devices of the same size with no requirement for a complicated processing step. In addition, neither a spacer nor a specific circuit board may be employed at this time. Thus, the semiconductor device having a multilayer structure can be obtained without limiting the number of the stacked layers. [0027]
  • A method of fabricating semiconductor devices according to another aspect of the present invention is a method of fabricating at least two semiconductor devices from a semiconductor substrate having at least two semiconductor circuit areas provided with electrodes having prescribed functions for attaining electrical connection with an external device arranged on a first main surface. This method of fabricating semiconductor devices comprises steps of cutting the semiconductor substrate into individual semiconductor circuit areas, bonding a support plate to a second main surface of the semiconductor substrate opposite to the first main surface, connecting the electrodes with the support plate exposed in a trench by a metal wire, and removing the support plate. [0028]
  • According to this method, electrodes of fragmented semiconductor chips and the support plate can be connected with each other by the metal wire. Therefore, the semiconductor devices can generally be fabricated by employing a conventional fabrication line as such. [0029]
  • The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.[0030]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a sectional block diagram showing a semiconductor device according to a first embodiment of the present invention; [0031]
  • FIG. 2 is a sectional block diagram showing a semiconductor device according to a second embodiment of the present invention; [0032]
  • FIG. 3 is a sectional block diagram showing a semiconductor device according to a third embodiment of the present invention; [0033]
  • FIG. 4 is a sectional block diagram showing a semiconductor device according to a fourth embodiment of the present invention; [0034]
  • FIG. 5 is a sectional view showing a stage after forming a plurality of circuit patterns for semiconductor chips on a wafer in a method of fabricating semiconductor devices according to a fifth embodiment of the present invention; [0035]
  • FIG. 6 is a sectional view showing a stage after bonding a support plate to the back surface of the wafer shown in FIG. 5; [0036]
  • FIG. 7 is a sectional view showing a stage after forming a trench between circuit areas of the semiconductor chips shown in FIG. 6 by dicing; [0037]
  • FIG. 8 is a sectional view showing a stage after forming bulk connecting terminals on support plate connecting parts for connecting the support plate shown in FIG. 7 with electrodes of the semiconductor chips; [0038]
  • FIG. 9 illustrates a situation of forming a ball bond by wire bonding as each connecting terminal shown in FIG. 8; [0039]
  • FIG. 10 is a sectional view showing semiconductor devices in a stage after forming resin patterns covering the semiconductor chips and the wires shown in FIG. 8 with a space; [0040]
  • FIG. 11 is a sectional view showing the semiconductor devices in a stage after removing the support plate shown in FIG. 10 by wet etching; [0041]
  • FIG. 12 is a sectional view of one of the semiconductor devices fragmented from the state shown in FIG. 11; [0042]
  • FIG. 13 is a sectional view showing a stage after mounting the semiconductor device of FIG. 12 on a circuit board; [0043]
  • FIG. 14 is a sectional view showing an example removing the support plate shown in FIG. 10 by polishing; [0044]
  • FIG. 15 is a sectional view showing another example removing the support plate shown in FIG. 10 by polishing; [0045]
  • FIG. 16 is a plan view, corresponding to FIG. 6, showing the state of bonding the support plate to the back surface of the wafer after forming the circuits of the semiconductor chips; [0046]
  • FIG. 17 is a plan view showing a stage after providing trenches between the circuit areas of the wafer shown in FIG. 16 by dicing; [0047]
  • FIG. 18 is a plan view showing a stage after connecting electrodes of the semiconductor chips shown in FIG. 17 and the support plate with each other by wires; [0048]
  • FIG. 19 is a sectional vie showing a stage after sealing the semiconductor chips and the wires shown in FIG. 18 with resin at intervals by arranging the resin on intersections between the trenches; [0049]
  • FIG. 20 is a sectional view showing a stage after removing the support plate shown in FIG. 19; [0050]
  • FIG. 21 is a plan view of a semiconductor device, fragmented from the state shown in FIG. 20, as viewed from the back side; [0051]
  • FIG. 22 is a sectional view showing a stage after arranging a support plate on the upper surfaces of semiconductor devices sealed with resin in a method of fabricating semiconductor devices according to a sixth embodiment of the present invention; [0052]
  • FIG. 23 is a sectional view showing a stage after removing the support plate shown in FIG. 22; [0053]
  • FIG. 24 is a sectional view showing a stage after applying probes to exposed connecting terminals shown in FIG. 23 for testing the electrical characteristics of the semiconductor devices; [0054]
  • FIG. 25 is a sectional view showing a stage after forming connecting terminals, connecting the same by wires and thereafter forming upper connecting terminals on the connecting terminals in a method of fabricating semiconductor devices according to a seventh embodiment of the present invention; [0055]
  • FIG. 26 is a sectional view showing a stage after forming resin patterns by screen printing to cover semiconductor chips, the wires and the connecting terminals shown in FIG. 25; [0056]
  • FIG. 27 is a sectional view showing a stage after removing a support plate shown in FIG. 26; [0057]
  • FIG. 28 illustrates a semiconductor device fragmented by removing resin from an intersection between trenches shown in FIG. 27; [0058]
  • FIG. 29 is a sectional view showing a semiconductor device formed by successively stacking two semiconductor devices shown in FIG. 28; [0059]
  • FIG. 30 is a sectional view showing a stage after forming connecting terminals, connecting the same by wires and thereafter forming upper connecting terminals on electrodes of semiconductor chips in a method of fabricating semiconductor devices according to an eighth embodiment of the present invention; [0060]
  • FIG. 31 is a sectional view showing a stage after forming resin patterns for exposing the upper connecting terminals from the upper surfaces when covering the semiconductor chips, the wires and the connecting terminals shown in FIG. 30 with resin; [0061]
  • FIG. 32 is a sectional view showing a stage after removing a support plate shown in FIG. 31; [0062]
  • FIG. 33 illustrates a semiconductor device fragmented by removing resin from an intersection between trenches shown in FIG. 32; [0063]
  • FIG. 34 is a sectional view of a semiconductor device having a two-layer structure formed by butt-jointing the bottom surfaces of the semiconductor device show in FIG. 33 and a semiconductor device face-symmetrical thereto (the semiconductor device itself may correspond thereto) with each other; [0064]
  • FIG. 35 is a sectional view of a semiconductor device having a two-layer structure formed by butt-jointing the upper surfaces of the semiconductor device show in FIG. 33 and a semiconductor device face-symmetrical thereto (the semiconductor device itself may correspond thereto) with each other; [0065]
  • FIG. 36 is a sectional view showing a semiconductor device having a four-layer structure formed by successively stacking two semiconductor devices having the two-layer structure shown in FIG. 35; [0066]
  • FIG. 37 is a sectional view of a semiconductor device having a three-layer structure according to the eighth embodiment of the present invention; [0067]
  • FIG. 38 is a sectional view showing a stage after forming sealing resin patterns to expose side portions of connecting terminals in a method of fabricating semiconductor devices according to a ninth embodiment of the present invention; [0068]
  • FIG. 39 is a plan view of the semiconductor device shown in FIG. 38; [0069]
  • FIG. 40 is a sectional view showing a stage after removing a support plate sown in FIG. 38; [0070]
  • FIG. 41 is a plan view of a semiconductor device, fragmented by removing resin from the intersection between the trenches shown in FIG. 40, as viewed from the back side; [0071]
  • FIG. 42 is a sectional view showing a stage after mounting the semiconductor device shown in FIG. 41 on a circuit board; [0072]
  • FIG. 43 is a sectional view showing a multilayer semiconductor device formed by mounting the semiconductor devices shown in FIG. 41 on wall circuit boards; [0073]
  • FIG. 44 is a sectional view showing a semiconductor device of a multilayer structure formed by arranging the semiconductor devices shown in FIG. 41 on a wall circuit board while arranging no wall circuit board on at least single sides but arranging planar circuit boards to project outward from the single sides; [0074]
  • FIG. 45 is a sectional view showing a semiconductor device of a multilayer structure formed by arranging the semiconductor device shown in FIG. 41 on a wall circuit board while arranging no wall circuit board on at least single sides but arranging heat slingers to project outward from the single sides; [0075]
  • FIG. 46 is a sectional view showing a stage after covering a wafer with resin to cover semiconductor chips and wires without employing resin pattern forming means in a method of fabricating semiconductor devices according to a tenth embodiment of the present invention; [0076]
  • FIG. 47 is a sectional view showing a stage after forming an isolation trench with a dicing saw to expose side portions of connecting terminals shown in FIG. 46; [0077]
  • FIG. 48 is a sectional view showing a semiconductor device fragmented by removing a support plate shown in FIG. 47; [0078]
  • FIG. 49 illustrates two semiconductor devices according to an eleventh embodiment of the present invention holding a trench therebetween immediately after removal of a support plate; [0079]
  • FIG. 50 illustrates a state after polishing a wafer and forming electrodes in fabrication of the semiconductor devices shown in FIG. 49; [0080]
  • FIG. 51 illustrates a state after bonding the support plate to the back surface of the wafer; [0081]
  • FIG. 52 illustrates a state after providing the trench reaching the support plate through the wafer; [0082]
  • FIG. 53 illustrates a state after providing resist patterns; [0083]
  • FIG. 54 illustrates a state after forming metal wires by gas deposition; [0084]
  • FIG. 55 illustrates a state after removing the resist patterns; [0085]
  • FIG. 56 illustrates a state sealed with sealing resin; [0086]
  • FIG. 57 illustrates a modification of the semiconductor device according to the eleventh embodiment of the present invention; [0087]
  • FIG. 58 illustrates another modification of the semiconductor device according to the eleventh embodiment of the present invention; [0088]
  • FIG. 59 illustrates two semiconductor devices according to a twelfth embodiment of the present invention holding a trench therebetween immediately after removal of a support plate; [0089]
  • FIG. 60 illustrates a state after mounding connecting terminals upward on the support plate by gas deposition in fabrication of the semiconductor devices shown in FIG. 59; [0090]
  • FIG. 61 illustrates a state after removing resist patterns; [0091]
  • FIG. 62 illustrates a state sealed with sealing resin; [0092]
  • FIG. 63 illustrates two semiconductor devices according to a modification of the twelfth embodiment of the present invention holding a trench therebetween immediately after removal of a support plate; [0093]
  • FIG. 64 illustrates a gas deposition apparatus employed for a method of fabricating semiconductor devices according to a thirteenth embodiment of the present invention; [0094]
  • FIG. 65 illustrates a method of forming a metal wire with the apparatus shown in FIG. 64; [0095]
  • FIG. 66 illustrates a method of forming a connecting terminal of the metal wires with the apparatus shown in FIG. 64; [0096]
  • FIG. 67 illustrates two semiconductor devices according to a fourteenth embodiment of the present invention holding a trench therebetween immediately after removal of a support plate; [0097]
  • FIG. 68 illustrates a state after forming insulator film patterns of polyimide or the like in fabrication of the semiconductor devices shown in FIG. 67; [0098]
  • FIG. 69 illustrates a state after forming metal wires by gas deposition; [0099]
  • FIG. 70 illustrates a state sealed with sealing resin; [0100]
  • FIG. 71 illustrates two semiconductor devices according to a fifteenth embodiment of the present invention holding a trench therebetween immediately after removal of a support plate; [0101]
  • FIG. 72 illustrates a state after forming patterns of sealing resin by screen printing, for example, in fabrication of the semiconductor devices shown in FIG. 71; [0102]
  • FIG. 73 illustrates a state after forming metal wires by gas deposition; [0103]
  • FIG. 74 illustrates a semiconductor device having a two-layer structure according to a sixteenth embodiment of the present invention; [0104]
  • FIG. 75 illustrates two semiconductor devices according to a seventeenth embodiment of the present invention holding a trench therebetween immediately after removal of a support plate; [0105]
  • FIG. 76 illustrates a state after forming a metal film by vapor deposition or the like in fabrication of the semiconductor devices shown in FIG. 75; [0106]
  • FIG. 77 illustrates a state after forming resist patterns; [0107]
  • FIG. 78 illustrates a state after forming metal wires by electroplating; [0108]
  • FIG. 79 illustrates a state after removing the resist patterns; [0109]
  • FIG. 80 illustrates a state after removing the metal film by etching through masks of the metal wires; [0110]
  • FIG. 81 illustrates a state sealed with sealing resin; [0111]
  • FIG. 82 illustrates two semiconductor devices according to an eighteenth embodiment of the present invention holding a trench therebetween immediately after removal of a support plate; [0112]
  • FIG. 83 illustrates a state after forming a second resist pattern in fabrication of the semiconductor devices shown in FIG. 82; [0113]
  • FIG. 84 illustrates a state after forming on-electrode terminals on openings of the second resist pattern by second electroplating; [0114]
  • FIG. 85 illustrates a state after removing the resist pattern; [0115]
  • FIG. 86 illustrates a state sealed with sealing resin; [0116]
  • FIG. 87 illustrates a modification of the semiconductor devices according to the eighteenth embodiment of the present invention; [0117]
  • FIG. 88 illustrates a semiconductor device according to a nineteenth embodiment of the present invention; [0118]
  • FIG. 89 illustrates a first modification of the semiconductor device according to the nineteenth embodiment of the present invention; [0119]
  • FIG. 90 illustrates a second modification of the semiconductor device according to the nineteenth embodiment of the present invention; [0120]
  • FIG. 91 illustrates a third modification of the semiconductor device according to the nineteenth embodiment of the present invention; [0121]
  • FIG. 92 illustrates a fourth modification of the semiconductor device according to the nineteenth embodiment of the present invention; [0122]
  • FIG. 93 illustrates a fourth modification of the semiconductor device according to the nineteenth embodiment of the present invention; [0123]
  • FIG. 94 illustrates a method of fabricating semiconductor devices according to a twentieth embodiment of the present invention; [0124]
  • FIG. 95 is a sectional view showing a conventional semiconductor device employing a lead frame; [0125]
  • FIG. 96 is a sectional view showing a stage after forming circuit areas of a plurality of semiconductor chips on a wafer in fabrication of the conventional semiconductor device shown in FIG. 95; [0126]
  • FIG. 97 is a sectional view showing a stage after separating the wafer shown in FIG. 96 into the respective semiconductor chips; [0127]
  • FIG. 98 is a sectional view showing a stage after loading one of the fragmented semiconductor chips shown in FIG. 97 on a lead frame; [0128]
  • FIG. 99 is a sectional view showing a stage after coupling electrodes of the semiconductor chip shown in FIG. 98 with external lead parts; [0129]
  • FIG. 100 is a sectional view showing a stage after sealing a semiconductor device shown in FIG. 99 with resin; [0130]
  • FIG. 101 illustrates a conventional miniaturized semiconductor device; [0131]
  • FIG. 102 illustrates another conventional miniaturized semiconductor device; [0132]
  • FIG. 103 illustrates a multilayer structure of a conventional semiconductor device; and [0133]
  • FIG. 104 illustrates another multilayer structure of a conventional semiconductor device.[0134]
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Embodiments of the present invention are now described with reference to the drawings. [0135]
  • First Embodiment [0136]
  • Referring to FIG. 1, a semiconductor chip [0137] 1 a and a wire 2 are sealed with insulating resin 4 in a semiconductor device according to a first embodiment of the present invention. A first end 2 b of the wire 2 is connected to an electrode 3 of the semiconductor chip 1 a, to form the so-called stitch bond. A second end of the wire 2 defines a worked and bulked connecting terminal 2 a exposed from the sealing resin 4. The exposed surface of the connecting terminal 2 a projects outward beyond the semiconductor chip 1 a.
  • According to this structure, the connecting terminal [0138] 2 a can be formed by simply melting the second end of the wire 2. Thus, (a) the semiconductor device can be readily miniaturized, and (b) the production efficiency is remarkably improved and the fabrication cost can be reduced due to the extremely simplified structure. Further, the connecting terminal 2 a projecting outward beyond the semiconductor chip 1 a can be readily and reliably connected with another terminal without much improving the dimensional accuracy of this semiconductor device.
  • Second Embodiment [0139]
  • Referring to FIG. 2, the feature of a semiconductor device according to a second embodiment of the present invention resides in that a plate member [0140] 6 is arranged on the back surface of a semiconductor chip 1 a. A metal plate can be generally employed for this plate member 6. The plate member 6 can be readily formed by partially changing a method of fabricating a semiconductor device described later.
  • The mechanical strength such as rigidity of the semiconductor device can be improved by arranging the aforementioned plate member [0141] 6. When the plate member 6 is made of a heat conductive member such as a metal plate, heat radiation from the semiconductor chip 1 a can be improved.
  • Third Embodiment [0142]
  • Referring to FIG. 3, the feature of a semiconductor device according to a third embodiment of the present invention resides in that a solder coat [0143] 7 is formed on a surface of a connecting terminal 2 a exposed on the back surface of the semiconductor device. The connecting terminal 2 a can be readily and reliably connected to a terminal of a circuit board or the like due to the formation of the solder coat 7, for attaining high connection strength.
  • Fourth Embodiment [0144]
  • Referring to FIG. 4, the feature of a semiconductor device according to a fourth embodiment of the present invention resides in that a plate member is formed by a metal plate [0145] 6 arranged on the back surface of a semiconductor chip, and this metal plate 6 is also covered with a solder coat 8 in addition to a connecting terminal 2 a. When the semiconductor device is loaded on a circuit board, adhesion strength and heat radiation can be improved due to the formation of the solder coat 8.
  • Fifth Embodiment [0146]
  • FIGS. [0147] 5 to 20 illustrate a method of fabricating semiconductor devices according to a fifth embodiment of the present invention. Any of the semiconductor devices according to the aforementioned first to fourth embodiments can be fabricated by this method. First, patterns provided with circuit areas are formed on regions of respective semiconductor chips 1 a on the main surface of a wafer (semiconductor substrate) 1, as shown in FIG. 5. The circuit areas have prescribed functions, and include electrodes 3 for attaining electrical connection with an external device. The back surface of the wafer 1 may be ground and adjusted to a prescribed thickness, or may not be ground.
  • Then, a support plate [0148] 5 is bonded to the back surface of the wafer 1, as shown in FIG. 6. A metal plate of aluminum or the like can be employed for the support plate 5. The support plate 5 is preferably bonded by anode connection. Alternatively, the support plate 5 can be bonded with an adhesive. Thereafter a trench 11 is so formed that a peripheral part of the circuit area of each semiconductor chip 1 a reaches the support plate 5. This trench 11 can be formed with a dicing saw, for example. The trench 11 passes through the wafer 1 to reach the support plate 5 and form a shallow groove also in the support plate 5.
  • Etching, plating or combination of etching and plating may be carried out on the exposed surface of the support plate [0149] 5, in order to facilitate connection of wires 2 in a subsequent wire bonding step. Such etching, plating or combination of etching and plating can be readily performed on the exposed part of the support plate 5 by general processing. This processing is also effective for improving the strength of the connected portions, in addition to the effect of implementing simple and reliable connection of the wires 2.
  • Then, an electrode [0150] 3 of each semiconductor chip 1 a is connected with the support plate 5 located on the bottom portion of the trench 11 by the so-called wire bonding (FIG. 8). A part of the wire 2 in contact with the bottom of the trench 11 is melted into a spherical form, for forming the so-called ball bond. In wire bonding, the forward end of the wire 2 is discharged and melted in a wire bonding apparatus, for forming a bulk part (ball) 2 a. Then, the ball 2 a is properly grown and connected to the support plate 5, as shown in FIG. 9. Then, the wire 2 is supplied from a torch 15 and connected to the electrode 3 of the semiconductor chip 1 a for forming a stitch bond. Alternatively, wire bonding conditions can be adjusted for forming the stitch bond on the electrode 3 first and thereafter forming the ball bond on the support plate 5.
  • Further, a dent or a through hole can be previously arranged on the support plate [0151] 5 for pressing an end of the wire 2 with a torch and fitting/connecting the end in/to the dent or the through hole when connecting the end of the wire. Alternatively, the end of the wire can be strongly pressed with a torch to be fitted/connected with the support plate, without previously providing a dent or a through hole in the support plate. When the aforementioned connecting method is employed and etching is employed for removing the support plate in the later step, the end of the wire further projects outward. Consequently, the aforementioned connecting terminal can be further readily connected with another terminal.
  • Then, the semiconductor chips [0152] 1 a and the wires 2 are covered with resin, which is an insulator, as shown in FIG. 10. At this time, a thermosetting polymeric material having flowability is screen-printed so that no resin is arranged in a space S between adjacent semiconductor chips 1 a. Depending on the situation, however, resin is arranged on intersections between trenches or the like so that semiconductor devices are not fragmented immediately after the support plate 5 is removed. Alternatively, resin may be arranged in the space S in response to the situation. Thereafter post-heat treatment is performed for hardening the thermosetting polymeric material.
  • Then, the support plate [0153] 5 is removed from the back surfaces of the semiconductor devices by wet etching, as shown in FIG. 11. The support plate 5 can be removed by mechanical polishing or chemical mechanical polishing (CMP), in place of wet etching. When mechanical polishing or CMP is employed, however, exposed surfaces of the connecting terminals 2 a and the back surfaces of the semiconductor chips 1 a are flush with each other and no connecting terminals 2 a can project outward beyond the semiconductor chips 1 a.
  • Then, the resin arranged on the intersections of the trenches etc. is removed for forming fragmented semiconductor devices. When no resin is arranged in the space S including the intersections of the trenches, however, the semiconductor devices are fragmented by removing the support plate [0154] 5 and hence the resin arranged on the intersections of the trenches may not be removed.
  • Then, a solder coat [0155] 7 is formed on the connecting terminal 2 a exposed on the back surface of each semiconductor device, as shown in FIG. 12. The solder coat 7 can be employed as a jointing material. A method of forming this solder coat 7 may not be limited to plating but another covering method can be employed. Then, the solder coat 7 is connected with an electrode 13 provided on a circuit board 12 (FIG. 13).
  • Each of FIGS. 14 and 15 is a sectional view showing a state after removing the support plate [0156] 5 not by wet etching but by mechanical polishing or CMP. In this case, the exposed surfaces of the connecting terminals 2 a are flush with the back surfaces of the semiconductor chips 1 a as shown in FIG. 14, or parts 5 a of the support plate 5 may be left on the back surfaces of the semiconductor chips 1 a as shown in FIG. 15 to be employed as the plate member 6 shown in FIG. 2.
  • FIG. 16 is a plan view showing a stage corresponding to the sectional view shown in FIG. 6. Circuit areas (semiconductor chips) [0157] 1 a provided with circuits including electrodes 3 and having prescribed functions are formed on the wafer 1. The support plate 5 is bonded to the back surface of the wafer 1 by anodic oxidation. Thereafter trenches 11 are vertically and transversely formed to pass through the wafer 1 from the upper surface thereof, while defining an intersection 1 a of the trenches 11 etc. The trenches 11 can be formed with a dicing saw.
  • Then, the electrodes [0158] 3 and the support plate 5 are connected with each other by the wires 2, as shown in FIG. 18. At this time, the wire bonding conditions are adjusted to form the bulk connecting terminals 2 a on the portions connected with the support plate 5. Then, portions excluding spaces S between the connecting terminals 2 a of adjacent semiconductor devices are covered with resin 4,a s shown in FIG. 19. Resin 4 a is also arranged on positions corresponding to the intersections 11 a of the trenches 11.
  • Then, the support plate [0159] 5 is removed, thereby obtaining semiconductor devices sealed with the resin 4 as shown in FIG. 20. The semiconductor devices are connected with each other by the resin 4 a arranged on the intersections 11 a of the trenches 11. FIG. 21 is a plan view showing each semiconductor device fragmented by removing the resin 4 a as viewed from the back surface. The connecting terminals 2 a formed from the wires 2 are arranged along edges of the semiconductor chip 1 a.
  • According to the aforementioned fabrication method, a miniaturized semiconductor device having a simple structure can be obtained through extremely simplified fabrication steps. Therefore, a semiconductor device improved in degree of integration can be fabricated at a low cost. [0160]
  • Sixth Embodiment [0161]
  • FIGS. [0162] 22 to 24 illustrate a method of fabricating semiconductor devices according to a sixth embodiment of the present invention. The feature of this embodiment resides in the structure of the semiconductor device subjected to determination of effectiveness/defectiveness. After a support plate 5 and electrodes 3 of semiconductor chips 1 a are connected with each other by wires 2 and sealed with resin 4 (see FIG. 10), an inspection support plate 25 is arranged on surfaces opposite to the support plate 5, as shown in FIG. 22. The second support plate 25 may be a film.
  • Then, the support plate [0163] 5 is removed by wet etching, as shown in FIG. 23. This wet etching may be replaced with mechanical polishing or CMP. Then, probes 16 are applied to exposed connecting terminals 2 a for determining effectiveness/defectiveness of circuit functions of semiconductor devices, as shown in FIG. 24.
  • According to the aforementioned method, the respective semiconductor chips [0164] 1 a can keep positions on a wafer also after the support plate 5 is removed. Therefore, the semiconductor chips 1 a may not be individually transported for inspection but can be inspected in the state arranged on the wafer, similarly to the prior art. Thus, it is possible to efficiently inspect miniaturized semiconductor devices fabricated through extremely simplified fabrication steps with probes in a state integrally arranged similarly to the prior art.
  • Seventh Embodiment [0165]
  • FIGS. [0166] 25 to 28 illustrate a method of fabricating semiconductor devices according to a seventh embodiment of the present invention. First, electrodes 3 of semiconductor chips 1 a and a support plate 5 are connected with each other by wires 2 followed by formation of connecting terminals 2 a on the support plate 5 (FIG. 8), and thereafter upper terminals 22 are formed in contact with the upper portions of the connecting terminals 2 a, as shown in FIG. 25. The upper terminals 22 can be readily formed by wire bonding. Then, resin 4 is arranged on portions excluding a space S, for sealing the semiconductor chips 1 a and the wires 2. Resin is arranged also on intersections of trenches, for connecting respective semiconductor devices with each other. The upper portions of the upper terminals 22 are exposed from the sealing resin 4.
  • Then, the support plate [0167] 5 is removed for obtaining semiconductor devices sealed with the resin 4, as shown in FIG. 27. Thereafter corner portions provided with the resin 4 are cut for obtaining each fragmented semiconductor device, as shown in FIG. 28.
  • This semiconductor device is a semiconductor device [0168] 52 provided with terminals on the same upper and lower positions. A miniaturized successively stacked semiconductor device, capable of high-density packaging, having a multilayer structure shown in FIG. 29 can be obtained by successively stacking such semiconductor devices 52 provided with terminals on the same upper and lower positions. When such a semiconductor device of the multilayer structure is employed, the density of integration can be remarkably improved as compared with the prior art.
  • Eighth Embodiment [0169]
  • FIGS. [0170] 30 to 32 illustrate a method of fabricating semiconductor devices according to an eighth embodiment of the present invention. First, electrodes 3 of semiconductor chips 1 a and a support plate 5 are connected with each other by wires 2 followed by formation of connecting terminals 2 a on the support plate 5 (FIG. 8), and thereafter on-electrode terminals 23 are formed in contact with the upper portions of the electrodes 3, as shown in FIG. 30. The on-electrode terminals 23 can also be readily formed by wire bonding.
  • Then, resin [0171] 4 is arranged on portions including corner portions for sealing the semiconductor chips 1 a and the wires 2 with the resin, as shown in FIG. 31. At this time, the upper surfaces of the aforementioned on-electrode terminals 23 are exposed from the resin 4. Then, the support plate 5 is removed for obtaining semiconductor devices sealed with the resin 4, as shown in FIG. 32. A fragmented semiconductor device can be obtained by removing the resin 4 from intersections of trenches (FIG. 33). This semiconductor device is provided on upper and lower portions with the connecting terminals 2 a and 23, which are different in planar position from each other. Such a semiconductor device is referred to as a semiconductor device 53 provided with terminals on different upper and lower positions. This semiconductor device 53 has face-symmetrical arrangement as to a plane parallel to the main surface of the semiconductor chip 1 a.
  • FIG. 34 is a sectional block diagram showing a semiconductor device having a two-layer structure assembled by butting the bottom surfaces of two semiconductor devices [0172] 53 provided with terminals on different upper and lower positions against each other. In the case of face-symmetrical arrangement, it follows that the connecting terminals 2 a are connected with each other when the bottom surfaces the semiconductor devices 53 are butted against each other. When the semiconductor device 53 provided with terminals on different upper and lower positions shown in FIG. 33 has no face symmetry, the semiconductor device having the two-layer structure shown in FIG. 34 cannot be obtained by employing two such semiconductor devices 53 provided with terminals on different upper and lower positions. When the semiconductor device 53 has no face symmetry, another semiconductor device having face symmetry with respect to the semiconductor device 53 shown in FIG. 33 must be prepared for butting the same against the semiconductor device 53 shown in FIG. 33 thereby attaining a two-layer structure. In the semiconductor device having a two-layer structure shown in FIG. 34, therefore, the semiconductor device 53 shown in FIG. 33 preferably has face symmetry.
  • FIG. 35 is a sectional block diagram showing a semiconductor device having a two-layer structure assembled by butting the upper surfaces of two semiconductor devices [0173] 53 provided with terminals on different upper and lower positions against each other. In the case of the aforementioned face symmetry, it follows that upper connecting terminals 23 are connected with each other when the upper surfaces of the semiconductor devices 53 are butted against each other. Also in the two-layer structure shown in FIG. 35, the semiconductor device 53 provided with terminals on different upper and lower positions shown in FIG. 33 must have face symmetry.
  • The semiconductor device of the two-layer structure shown in each of FIGS. 34 and 35, external connecting terminals are flush with each other in a planar view as a single integrated semiconductor device. Therefore, it is possible to fabricate a semiconductor device having an even layer structure of at least four layers by successively stacking such semiconductor devices having a two-layer structure. For example, FIG. 36 is a sectional block diagram showing a semiconductor device having a four-layer structure assembled by successively stacking two semiconductor devices having a two-layer structure shown in FIG. 35. [0174]
  • FIG. 37 is a sectional block diagram showing a semiconductor device having a three-layer structure as an exemplary semiconductor device having an odd layer structure. The semiconductor device shown in FIG. 37 can be viewed as a semiconductor device formed by (a) connecting the semiconductor device having a one-layer structure shown in FIG. 33 to the lower connecting terminal [0175] 23 of the semiconductor device having a two-layer structure shown in FIG. 34, or (b) connecting the semiconductor device having a one-layer structure shown in FIG. 33 to the upper connecting terminal 2 a of the semiconductor device having a two-layer structure shown in FIG. 35.
  • When the connecting terminal [0176] 2 a exposed on the upper surface is provided on the electrode 3 of the semiconductor chip 1 a as described above, (A) an inverted multilayer semiconductor device having a multilayer structure can be obtained by connecting an inverted semiconductor device and the semiconductor device with each other if the semiconductor device has the aforementioned face symmetry. (B) If the semiconductor device has no face symmetry, an inverted multilayer semiconductor device having a multilayer structure can be obtained by preparing a face-symmetrical semiconductor device and connecting the face-symmetrical counter semiconductor device and the semiconductor device with each other in inverted arrangement.
  • The aforementioned semiconductor device, having an extremely simplified miniature structure, can be readily fabricated at a low cost. [0177]
  • Ninth Embodiment [0178]
  • FIGS. 38 and 39 illustrate a method of fabricating semiconductor devices according to a ninth embodiment of the present invention. According to this embodiment, resin [0179] 4 is molded in resin sealing so that side portions of connecting terminals 2 a are exposed from the sealing resin 4 at the time of or after resin sealing (FIG. 38). In other words, resin patterns may be so set as to expose the side portions of the connecting terminals 2 a, or set as shown in FIG. 10 illustrating the fifth embodiment so that the side portions of the connecting terminals 2 a are partially polished with a dicing saw and exposed after resin sealing. Further alternatively, the overall surface of a wafer may be covered with resin 4 without employing resin patterns, for exposing the side portions of the connecting terminals 2 a when cutting the wafer to separate the connecting terminals 2 a of adjacent semiconductor devices from each other.
  • FIG. 39 is a plan view in the stage shown in FIG. 38. It is understood that the side portions of the connecting terminals [0180] 2 a are exposed in this embodiment while the connecting terminals are covered with the resin 4 in the fifth embodiment as shown in FIG. 19. According to this structure, the bottom surfaces and the side portions of the connecting terminals 2 a are exposed from the sealing resin 4 after a support plate 5 is removed, as shown in FIG. 40. FIG. 41 is a plan view showing a semiconductor device fragmented by segmenting corner potions covered with the resin 4 or the like as viewed from the back surface. As compared with the plan view shown in FIG. 21, it is understood that the side potions of the connecting terminals 2 a are exposed.
  • FIG. 42 is a sectional view of the fragmented semiconductor device mounted on a circuit board [0181] 12. The connecting terminal 2 a of the semiconductor device is connected to a connecting terminal 13 of the circuit board 12 through solder 7.
  • FIG. 43 is a sectional view showing a stage after fragmenting the semiconductor devices shown in FIG. 40 and mounting the fragmented semiconductor devices on wall circuit boards [0182] 32. The wall circuit boards 32 are provided with wired terminals 33, to which the side portions of the connecting terminals 2 a are connected through solder 37. The wall circuit boards 32 can be arranged on four sides to enclose the peripheries of the semiconductor devices. The wall circuit boards 32 may not be arranged on some sides at need.
  • In each of the aforementioned semiconductor devices having a multilayer structure, the side portion of a single connecting terminal [0183] 2 a is utilized for connection with each wall circuit board 32 without newly arranging a connecting terminal exposed on the upper portion of the semiconductor device. According to this embodiment, therefore, it is possible to obtain a miniaturized semiconductor device having a simple structure by an extremely simple fabrication method.
  • FIG. 44 is a sectional block diagram showing another semiconductor device according to the ninth embodiment of the present invention. When having at least one side provided with no wall circuit board, this semiconductor device having a multilayer structure comprises circuit boards [0184] 34 arranged to project outward from the side. In general, no connecting terminals are arranged on the aforementioned side. In the semiconductor device having a multilayer structure, wired connecting terminals 35 of the circuit boards 34 and the bottom surfaces of connecting terminals 2 a are connected with each other through solder 37. The side portions of the connecting terminals 2 a are employed for connecting terminals 33 to a terminal 33 of a wall circuit board 32.
  • According to this structure, it is possible to obtain a miniaturized multilayer semiconductor device having a simplified structure without further providing terminals for external connection. This structure is superior in heat radiation to the structure shown in FIG. 43, and can ensure highly reliable operations following high-density packaging. In combination with the structure of the semiconductor device shown in FIG. [0185] 43, various connection with an external circuit can be attained.
  • FIG. 45 is a sectional block diagram showing still another semiconductor device according to the ninth embodiment of the present invention. In this semiconductor device, heat slingers [0186] 39 are connected to plate members 6 provided on the back surfaces of semiconductor chips 1 a without arranging circuit boards planarly placed in the semiconductor device shown in FIG. 44. In general, heat conductors are preferably arranged on the back surfaces of the semiconductor chips 1 a in view of relaxation of working accuracy or the like, such heat conductors are not necessarily required but the back surfaces of the semiconductor chips 1 a may be in contact with the heat slingers 39.
  • A high heat radiation effect can be attained according to this structure, whereby highly reliable operations can be ensured while ensuring extremely high packaging density. [0187]
  • Tenth Embodiment [0188]
  • According to a tenth embodiment of the present invention, the overall surface is covered with resin [0189] 4 as shown in FIG. 46 in resin sealing similar to that in the fifth embodiment (FIG. 10) without employing pattern formation means such as screen printing. In other words, electrodes 3 of semiconductor chips 1 a and a support plate 5 are connected with each other by wires 2, and thereafter the semiconductor chips 1 a and the wires 2 are filled up with the resin 4 along with a space between semiconductor devices. Thereafter an isolation trench having a width for exposing the side portions of connecting terminals 2 a is formed with a dicing saw as shown in FIG. 47 before the support plate 5 is removed. At this time, the connecting terminals 2 a may be partially cut. This isolation trench, formed on the boundary between the semiconductor devices for isolating the same from each other, has a depth reaching the support plate 5. Such isolation trenches are vertically and transversely formed to intersect with each other. Thereafter the support plate 5 is removed for fragmenting each semiconductor device as shown in FIG. 48. Thereafter a semiconductor device having a multilayer structure can be formed by employing wall circuit boards. Thus, a miniaturized semiconductor device having a simple structure can be obtained.
  • When the width of the trenches formed with the dicing saw is reduced in the aforementioned fabrication method, any of the semiconductor devices according to the first to fourth embodiments can be obtained. [0190]
  • When the aforementioned fabrication is employed, the aforementioned semiconductor device can be fabricated by a various fabrication method at a low cost without employing pattern formation method such as screen printing for resin sealing. When a conductive plate such as a metal plate is employed for the support plate [0191] 5, all electrodes are shorted in the stages shown in FIGS. 46 and 47. Therefore, it is possible to prevent electrostatic discharge damage possibly caused by cutting when forming trenches having a width for exposing the side portions of the electrodes.
  • Eleventh Embodiment [0192]
  • FIG. 49 illustrates semiconductor devices according to an eleventh embodiment of the present invention. Referring to FIG. 49 showing a state immediately after removing a support plate [0193] 5, the two semiconductor devices are opposed to each other. While the wire is formed by wire bonding in each of the first to tenth embodiments, the feature of this embodiment resides in that metal wires 18 formed by gas deposition connect electrodes 3 of semiconductor chips 1 a and external connecting portions 18 a with each other.
  • A fabrication method in the case of performing the aforementioned connection by gas deposition is now described. First, a wafer [0194] 1 is polished to a prescribed thickness, followed by formation of the electrodes 3 on prescribed portions of the surface of the wafer 1, as shown in FIG. 50. Thereafter the support pate 5 is bonded to the back surface of the semiconductor wafer 1 (FIG. 51). The support plate 5 can be formed by an aluminum plate. A trench 11 reaching the support plate 5 is provided in the wafer 1 by dicing, to separate the semiconductor wafer 1 into the semiconductor chips 1 a (FIG. 52). Then, resist patterns 17 are formed to expose prescribed portions of the electrodes 3 and the trench 11 while covering the upper and side surfaces of the semiconductor chips 1 a and the center of the trench 11 (FIG. 53).
  • Generally, the method may comprise a step of covering the first main surface of the semiconductor substrate with an insulator film (resist pattern) before the step of connecting the electrodes and the support plate with each other by the metal wire, and can form a metal film coming into contact with upper portions of the insulator film (resist pattern), the electrodes and the support plate by either gas deposition or plating in the step of connecting the electrodes and the support plate with each other by the metal wire. [0195]
  • This insulator film is formed not to cover the electrodes of the semiconductor chips, as a matter of course. This insulator film (resist pattern) may be removed after formation of the metal film by gas deposition or plating for newly forming another insulator film, or may be employed as the protective insulator film for the semiconductor chips as such. According to the aforementioned method, the connecting terminal can be readily brought into an arbitrary shape. [0196]
  • Thereafter the metal wires [0197] 18 are formed over the exposed portions of the electrodes 3 and the trench 11 by gas deposition (FIG. 54). First ends 18 b of the metal wires 18 formed by gas deposition are connected to the electrodes 3 in a shape responsive to the shape of the electrodes 3. Second ends 18 a of the metal wires 18 connected to external devices are in contact with the support plate 5 through flat contact potions, to define connecting terminals 18 a having a shape preferable for connection. It is to be noted that the metal wires 18 are so formed that the connecting terminals 18 a are different in shape from the remaining parts of the metal wires 18 also in the case of gas deposition, similarly to the case of wire bonding.
  • Thereafter the resist patterns [0198] 17 are removed, as shown in FIG. 55. Then, the semiconductor chips 1 a are sealed with insulating resin 4 (FIG. 56). Thereafter the support plate 5 is removed for exposing the connecting terminals 18 a of the metal wires 18, thereby obtaining the semiconductor devices shown in FIG. 49. While FIG. 49 shows the two semiconductor chips 1 a holding the trench 11 therebetween, the number of such semiconductor chips 1 a is not restricted to two but a large number of semiconductor chips 1 a are separated from each other and formed in the stage after removing the aforementioned support plate 5, as a matter of course.
  • A structure of a semiconductor device fabricated by wire bonding can be fabricated by gas deposition. For example, FIG. 57 shows the structure of a semiconductor device having a thermal conductor arranged on the back surface of a semiconductor chip [0199] 1 a for the purpose of heat radiation. Both of a metal wire 18 and a connecting terminal 18a are formed by gas deposition. FIG. 58 shows the structure of a semiconductor device having a metal wire 18, formed by gas deposition, including a connecting terminal 18a having a side surface exposed from sealing resin 4. Thus, the semiconductor device provided with the metal wire 18 including the connecting terminal 18 a having the exposed side surface can also be formed by gas deposition.
  • As shown in each of the first to tenth embodiments, only a section of the wire forming the metal wire can be obtained when the metal wire is formed by wire bonding. Also as to the connecting terminal, only the bulk shape of the size obtainable by heating and deforming the wire in the wire bonding step can be obtained. When gas deposition is employed in place of the wire bonding as in this embodiment, however, the size of the connecting terminal [0200] 18 a and the sectional area of the electric circuit of the metal wire 18 can be readily changed in response to the bonding strength and the current density.
  • When employing either gas deposition or plating, the connecting terminal may not be worked dissimilarly to the case of employing a wire. Both of the connecting terminal and the terminal part provided on the electrode can be formed into arbitrary shapes. When gas deposition or plating is employed, however, the metal wire, which cannot be extended in the air dissimilarly to a wire, is formed on a support layer covering at least the main surface of the semiconductor chip. A durable insulator film may be employed as this support layer, for defining a protective layer for the semiconductor chip as such. Alternatively, a resist film may be arranged as the support layer for forming the metal wire by the aforementioned gas deposition or plating and thereafter removed, for thereafter newly forming a durable insulator. [0201]
  • When the metal wire is formed by plating, electroplating is employed in general and hence a metal film for defining a cathode is formed on the aforementioned support layer. [0202]
  • Twelfth Embodiment [0203]
  • Referring to FIG. 59, two semiconductor devices according to a twelfth embodiment of the present invention are opposed to each other immediately after removing a support plate [0204] 5. The feature of this embodiment resides in that connecting terminals 18 c of metal wires 18 formed by gas deposition are exposed from sealing resin 4 not only on bottom portions but also on upper portions.
  • The aforementioned semiconductor devices are fabricated identically to those of the eleventh embodiment up to a step similar to that shown in FIG. 53. In other words, the steps of fabricating the semiconductor devices according to the twelfth embodiment are identical to those of the eleventh embodiment up to a step of exposing prescribed portions of electrodes [0205] 3 and a trench 11 and forming resist patterns 17 to cover the upper and side surfaces of semiconductor chips 1 a and the center of the trench 11 (see FIG. 53). Thereafter the metal wires 18 are formed by gas deposition. The connecting terminals 18 c of the metal wires 18 are mounded to project upward (FIG. 60). The method of forming the metal wires 18 including the connecting terminals 18 c is described later with reference to a thirteenth embodiment of the present invention.
  • Thereafter the resist patterns [0206] 17 are removed (FIG. 61), and the semiconductor chips 1 a are sealed with the sealing resin 4 (FIG. 62). At this time, the upwardly projecting portions of the connecting terminals 18 c are rendered to project from the sealing resin 4. Thereafter the support plate 5 is removed, thereby obtaining the fragmented semiconductor devices as shown in FIG. 59.
  • A forwardly layered semiconductor device can be obtained by forwardly stacking the semiconductor devices shown in FIG. 59, provided with terminals on the same upper and lower positions, as such. Alternatively, the upwardly projecting connecting terminals [0207] 18 c can be provided on the positions of the electrodes 3.
  • FIG. 63 illustrates semiconductor devices having upwardly projecting connecting terminals [0208] 18 d provided on the positions of electrodes 3. The semiconductor devices shown in FIG. 63 are provided with terminals on different upper and lower positions. A semiconductor device having a two-layer structure can be formed by combining such semiconductor devices provided with terminals on different upper and lower positions shown in FIG. 63 while butting the upper surfaces of the semiconductor devices against each other as shown in FIG. 35. The semiconductor device having such a two-layer structure is provided with terminals on different upper and lower positions when observed as a single semiconductor device. Therefore, a forwardly layered semiconductor device can be obtained by forwardly stacking an intended number of such semiconductor devices as such. In other words, an even number of the semiconductor devices shown in FIG. 63 are stacked.
  • When upwardly projecting connecting terminals are formed by gas deposition as described above, fabrication steps can be more simplified as compared with the case of forming two bulk terminals by wire bonding. [0209]
  • Thirteenth Embodiment [0210]
  • Referring to FIG. 64 showing a gas deposition apparatus employed for fabricating semiconductor devices according to the thirteenth embodiment of the present invention, a deposition source [0211] 56 consisting of raw material stored in a crucible 61 and heated and melted by a heater is arranged in a deposition source chamber 66. The deposition source chamber 66 is filled with helium, so that the raw material is vaporized into extremely fine particles, which in turn are guided to an evacuated sample chamber 64 through a transport tube 63. The fine particles are spouted from a nozzle 67 mounted on an end of the transport tube 63 closer to the sample chamber 64 and sprayed on a sample 55 arranged on an x-y-θ stage 65.
  • FIG. 65 shows a step of spouting the deposition source [0212] 56 from the nozzle 67 against the sample 55 for forming a metal wire 18. In order to form the metal wire 18 by gas deposition, the nozzle 67 and the sample 55 as well as the stage 65 may be relatively moved along parallel planes.
  • In order to form an upwardly projecting connecting terminal [0213] 18 c, the deposition source 56 is spouted while stopping the nozzle 67 and the stage 65 as shown in FIG. 66. Consequently, the upwardly projecting connecting terminal 18c can be readily formed.
  • Fourteenth Embodiment [0214]
  • FIG. 67 shows two semiconductor devices according to a fourteenth embodiment of the present invention holding a trench [0215] 11 therebetween immediately after removal of a support plate 5. The feature of this embodiment resides in that insulator films 27 exposing electrodes 3 of semiconductor chips 1 a while covering the remaining parts are left in the semiconductor devices when forming metal wires 18 by gas deposition. In each of the eleventh to thirteenth embodiments, the resist patterns 17 functioning similarly to the insulator films 27 are entirely removed, followed by sealing with the sealing resin 4.
  • The aforementioned semiconductor devices are fabricated similarly to those according to the eleventh embodiment up to a step similar to that shown in FIG. 52. In other words, the semiconductor devices according to the fourteenth embodiment are fabricated similarly to those according to the eleventh embodiment up to a stage of providing the trench [0216] 11 reaching the support plate 5 in a wafer by dicing to the separate semiconductor chips la from each other (see FIG. 52). Thereafter the semiconductor chips 1 a are covered with insulating patterns 27 of polyimide, for example, while exposing the electrodes 3 and the center of the trench 11 along the width, as shown in FIG. 68. Then, the metal wires 18 are formed by gas deposition, to connect the electrodes 3 with portions of the support plate 5 located on the bottom of the trench 11. Thereafter the semiconductor chips la are sealed with sealing resin 4 while leaving the insulating patterns 27 intact. The fragmented semiconductor devices can be obtained by removing the support plate 5, as shown in FIG. 67.
  • According to this embodiment, the metal wires [0217] 18 are formed by gas deposition as shown in FIG. 69 after forming the patterns of the insulator films 27 such as polyimide films or silicon oxide films having excellent physical stability and chemical stability in place of the photoresist patterns 17. Thereafter the semiconductor chips 1 a are sealed with the sealing resin 4, as shown in FIG. 70. According to this method, no step of removing resist patterns is required as compared with the method employing the photoresist patterns 17. Portions around the wires 18 are not hollowed before the semiconductor chips 1 a are sealed with the resin 4, and hence the metal wires 18 are supported by polyimide or the like forming the insulating patterns 27. Therefore, the semiconductor devices can be stably produced with a high yield. Further, fine and precise connection is enabled due to the formation of the aforementioned insulating patterns 27.
  • Fifteenth Embodiment [0218]
  • FIG. 71 illustrates two semiconductor devices according to a fifteenth embodiment of the present invention holding a trench [0219] 11 therebetween immediately after removal of a support plate 5. The feature of this embodiment resides in that sealing resin films 28 exposing electrodes 3 of semiconductor chips 1 a while covering the remaining parts are left in the semiconductor devices when forming metal wires 18 by gas deposition.
  • The aforementioned semiconductor devices are fabricated similarly to those according to the eleventh embodiment up to a step similar to that shown in FIG. 52. In other words, the semiconductor devices according to the fifteenth embodiment are fabricated similarly to those according to the eleventh embodiment up to a stage of providing the trench [0220] 11 reaching the support plate 5 in a wafer by dicing to separate the semiconductor chips 1 a from each other (see FIG. 52). Thereafter the semiconductor chips 1 a are covered with sealing resin patterns 28 by screen printing, for example, while exposing the electrodes 3 and the center of the trench 11 along the width, as shown in FIG. 72. Then, the metal wires 18 are formed by gas deposition, to connect the electrodes 3 with portions of the support plate 5 located on the bottom of the trench 11 (FIG. 73). Thereafter the fragmented semiconductor devices can be obtained by removing the support plate 5 while allowedly leaving the sealing resin patterns 28 intact, as shown in FIG. 71.
  • According to this embodiment, the sealing resin patterns [0221] 28 are employed in place of the photoresist patterns 17 or the insulator film patterns 27 of polyimide or the like. When the sealing resin patterns 28 are employed, the semiconductor devices can be fabricated through steps shorter than those employing the remaining patterns 17 or 27. At present, however, the sealing resin patterns 28 can be formed by only screen printing relatively inferior in dimensional accuracy. Therefore, the method according to the fifteenth embodiment cannot deal with refinement of the electrodes 3 at present. Further, only the metal wires 18 formed by gas deposition are located on the electrodes 3, and hence the semiconductor devices according to the fifteenth embodiment are inferior in reliability and durability to those according to the remaining embodiments.
  • Sixteenth Embodiment [0222]
  • Referring to FIG. 74 showing a sixteenth embodiment of the present invention, the upper surfaces of semiconductor devices identical to those shown in FIG. 71 are opposed to each other for forming a multilayer structure by connecting exposed metal wires with each other by solder [0223] 37. When a semiconductor device of this two-layer structure is observed as a single semiconductor device, connecting terminals are provided on the same upper and lower positions. Therefore, a multilayer semiconductor device having even layers can be readily obtained by successively stacking such semiconductor devices as such. The semiconductor device can also be improved in reliability and durability due to the solder 37 covering the metal wires.
  • Seventeenth Embodiment [0224]
  • FIG. 75 illustrates two semiconductor devices according to a seventeenth embodiment of the present invention holding a trench [0225] 11 therebetween immediately after removal of a support plate. The feature of this embodiment resides in that metal wires are formed by electroplating.
  • The aforementioned semiconductor devices are fabricated identically to those according to the fifteenth embodiment up to a step similar to that shown in FIG. 72. In other words, the semiconductor devices according to the seventeenth embodiment are fabricated similarly to those according to the fifteenth embodiment up to a stage of forming insulator film patterns [0226] 28 of polyimide, for example, while exposing electrodes 3 and the center of the trench 11 along the width (see FIG. 72). Then, a metal film 31 or the like defining cathodes for electroplating is formed by vapor deposition (FIG. 76). Then, resist patterns 17 are formed on portions other than those for forming the metal wires by electroplating and connecting the same (FIG. 77).
  • Thereafter portions of the metal film [0227] 31 not covered with the resist patterns 17 are employed as cathodes for forming connection patterns of the metal wires by electroplating (FIG. 78). Then, the resist patterns 17 are removed (FIG. 79). Further, connection patterns of metal films 38 formed by electroplating are employed as masks for removing the metal film 31 employed as the cathodes for electroplating by etching (FIG. 80). The fragmented semiconductor devices can be obtained by sealing semiconductor chips 1 a with sealing resin 4 (FIG. 81) and removing the support plate 5, as shown in FIG. 75.
  • When the metal wires are formed by electroplating as described above, the number of fabrication steps is increased. However, finer working can be performed as compared with wire bonding or gas deposition due to employment of photolithography. [0228]
  • Eighteenth Embodiment [0229]
  • FIG. 82 illustrates two semiconductor devices according to an eighteenth embodiment of the present invention holding a trench therebetween immediately after removal of a support plate [0230] 5. The feature of this embodiment resides in that metal wires are formed by electroplating.
  • The aforementioned semiconductor devices are fabricated identically to those according to the seventeenth embodiment up to a step similar to that shown in FIG. 79. In other words, the semiconductor devices according to the eighteenth embodiment are fabricated similarly to those according to the seventeenth embodiment up to a stage of forming connection patterns of metal wires by electroplating while employing portions of a metal film [0231] 31 not covered with resist patterns 17 as cathodes and thereafter removing the resist patterns 17. Thereafter a second resist pattern 57 having openings above electrodes 3 of semiconductor chips 1 a is formed as shown in FIG. 83. Then, on-electrode terminals 41 are formed in the openings by second electroplating (FIG. 84).
  • Thereafter the second resist pattern [0232] 57 is removed, as shown in FIG. 85. Then, the semiconductor chips 1 a are sealed with sealing resin 4 while exposing the on-electrode terminals 41 (FIG. 86). The fragmented semiconductor devices can be obtained by thereafter removing the support plate 5, as shown in FIG. 82. The fragmented semiconductor devices shown in FIG. 82 are provided with terminals on different upper and lower positions.
  • FIG. 87 shows a modification of the semiconductor devices shown in FIG. 82. Referring to FIG. 87, upper connecting terminals [0233] 58 are formed on connecting terminals 38 a formed on portions of a support plate located on the bottom of a trench. The semiconductor devices shown in FIG. 87 can be formed by providing a second resist pattern 57 to have openings above the connecting terminals 38 a.
  • The semiconductor devices shown in each of FIGS. 82 and 87 can be basically formed by performing photolithography twice and electroplating twice. When forming multilayer connecting terminals by electroplating, not only superior fine working can be performed as compared with wire bonding or gas deposition but also the size of connecting terminals exposed on the upper surfaces can be readily controlled. Wire bonding is limited by the wire diameter, while the diameter of deposition material employed for forming connecting terminals by gas deposition is gradually reduced upward. In the gas deposition, therefore, the portions of the connecting terminals exposed on the upper surface of the sealing resin [0234] 4 are limited in size. According to electroplating, the connecting terminals 38 a can be formed with no fluctuation in size by increasing the resolution of the resist pattern 57, regardless of the height of the on-electrode terminals 41.
  • Nineteenth Embodiment [0235]
  • FIGS. [0236] 88 to 93 illustrate a semiconductor device according to a nineteenth embodiment of the present invention and first to fifth modifications thereof respectively. According to this embodiment, a structure formable by wire bonding or gas deposition is formed by electroplating.
  • In the semiconductor device according to the nineteenth embodiment shown in FIG. 88, a metal wire is formed by electroplating by arranging a photoresist pattern in place of an insulator film pattern [0237] 17 consisting of polyimide, for example. The photoresist pattern is removed after etching and removing a part of a metal film 31 employed as a cathode through a mask of a metal wire 38 formed by electroplating before sealing a semiconductor chip 1 a with sealing resin 4. The semiconductor chip 1 a is sealed with the sealing resin 4 after removal of the photoresist pattern.
  • When arranging the same sealing resin [0238] 4 on the surface and the back surface of the metal wire 38 as described above, a possibility of disconnecting the metal wire 38 by stress resulting from thermal strain can be reduced.
  • In the semiconductor device according to the first modification of the nineteenth embodiment shown in FIG. 89, a connecting terminal [0239] 38 a is partially exposed on the side surface of the semiconductor device. According to this structure, bonding strength can be improved similarly to the case of wire bonding or gas deposition.
  • The feature of the semiconductor device including a metal wire formed by electroplating according to the second modification of the nineteenth embodiment shown in FIG. 90 resides in that a step is provided between a semiconductor chip [0240] 1 a and an insulator film pattern 27 of polyimide or the like on the back surface of the semiconductor device. The connecting terminal 38 a projects due to the presence of such a step, thereby simplifying connection. Such simplification of connection attained by the projecting structure of the connecting terminal 38 a is not restrictive but can be obtained in any method of forming the metal wire.
  • In the semiconductor device including a metal wire formed by electroplating according to the third modification of the nineteenth embodiment shown in FIG. 91, a plate [0241] 6 having excellent thermal conductivity is arranged on the back surface of a semiconductor chip 1 a for the purpose of heat radiation. The heat radiation property of the semiconductor chip 1 a can be improved due to the arrangement of the plate 6. Such improvement of the heat radiation property due to the arrangement of the aforementioned plate 6 is not restrictive either but can be obtained in any method of forming the metal wire.
  • The feature the semiconductor device including a metal wire [0242] 38 formed by electroplating according to the fourth modification of the nineteenth embodiment shown in FIG. 92 resides in that the upper, side and lower surfaces of an upper connecting terminal 58 provided on a connecting terminal 38 a are exposed from sealing resin 4. When the upper connecting terminal 58 is exposed in the aforementioned manner, connection is enabled on a number of portions of the upper connecting terminal 58 so that the semiconductor device can be loaded on any circuit board. This function is not restrictive either but can be obtained in any method of forming the metal wire.
  • In the semiconductor device according to the fifth modification of the nineteenth embodiment shown in FIG. 93, an opening of a second resist pattern can be displaced outward beyond a first electroplating pattern in fabrication of a semiconductor device similar to that shown in FIG. 87. In the semiconductor device shown in FIG. 93, the side surface of an upper connecting terminal [0243] 58 is not entirely exposed, dissimilarly to the semiconductor device shown in FIG. 92. An upper portion of the side surface of the upper connecting terminal 58 is covered with sealing resin 4.
  • According to the semiconductor device shown in FIG. 93, a bonding agent such as solder can be prevented from creeping up toward the upper surface of the upper connecting terminal [0244] 58 while obtaining high bonding strength and excellent bondability on exposed portions of the side and lower surfaces of the upper connecting terminal 58.
  • Twentieth Embodiment [0245]
  • Referring to FIG. 94, the feature of a twentieth embodiment of the present invention resides in that positions of metal wires [0246] 2, 18 and 38 connecting electrodes of semiconductor chips and a support plate are displaced between adjacent semiconductor chips for alternately connecting the bottoms of trenches to the support plate. The trenches can be reduced in width due to the aforementioned arrangement of the metal wires 2, 18 and 38.
  • A method of fabricating semiconductor devices according to this embodiment can allowedly be carried out by any of wire bonding, gas deposition and plating. Particularly plating employing photolithography is so excellent in fine workability that the semiconductor devices can be fabricated without widening electrode pitches of semiconductor chips as compared with wire bonding and gas deposition. Wire bonding and gas deposition are relatively inferior in fine workability as compared with plating, and hence electrode pitches must be widened when trenches are reduced in width, relatively disadvantageously for semiconductor chips having numbers of electrodes. [0247]
  • Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims. [0248]

Claims (20)

    What is claimed is:
  1. 1. A semiconductor device comprising:
    a semiconductor chip including a semiconductor circuit having a prescribed function and an electrode on a main surface;
    a metal wire having a first end connected with said electrode and a second end having a connecting terminal connected with an external device; and
    an insulator covering at least said main surface of said semiconductor chip, wherein
    said connecting terminal provided on said second end of said metal wire is a part formed while keeping a state integrated with the remaining part of said metal wire, and exposed on a bottom surface opposite to the upper surface of said insulator.
  2. 2. The semiconductor device according to claim 1, wherein said metal wire is a wire formed by wire bonding, and said connecting terminal is a bulk connecting terminal formed by working and bulking a part of said wire in continuation with said wire.
  3. 3. The semiconductor device according to claim 1, wherein said metal wire and said connecting terminal are formed by either gas deposition or plating.
  4. 4. The semiconductor device according to claim 1, wherein an exposed surface of said connecting terminal is located on a position projecting outward beyond the back main surface of said semiconductor chip opposite to said main surface.
  5. 5. The semiconductor device according to claim 1, wherein a plate member is arranged in contact with the back main surface of said semiconductor chip opposite to said main surface, and exposed from said bottom surface.
  6. 6. The semiconductor device according to claim 1, wherein an exposed part of said connecting terminal is clad with solder.
  7. 7. The semiconductor device according to claim 1, further comprising an upper connecting terminal in contact with the upper portion of said connecting terminal.
  8. 8. A semiconductor device formed by stacking at least two semiconductor devices according to claim 7 employed as unit semiconductor devices, so that said connecting terminal of first said unit semiconductor device is connected to said upper connecting terminal of second said unit semiconductor device.
  9. 9. The semiconductor device according to claim 1, further comprising an on-electrode terminal on said electrode.
  10. 10. A semiconductor device, employing a unit semiconductor device formed by the semiconductor device according to claim 9, comprising a face-symmetrical semiconductor device having face-symmetrical arrangement with respect to said unit semiconductor device in relation to a plane parallel to said main surface and said unit semiconductor device, having either an upper surface butt joint structure formed by connecting and stacking an on-electrode terminal of said face-symmetrical semiconductor device to and on said on-electrode terminal of said unit semiconductor device or a bottom surface butt joint structure formed by connecting and stacking a connecting terminal of said face-symmetrical semiconductor device to and on said connecting terminal of said unit semiconductor device.
  11. 11. The semiconductor device according to claim 1, wherein an outer end of said connecting terminal is further exposed from the side surface of said insulator.
  12. 12. A semiconductor device comprising at least two semiconductor devices according to claim 11 and a wall circuit board including a circuit wire therein and standing to intersect with the surfaces of said semiconductor chips so that exposed side surfaces of said connecting terminals of said semiconductor devices are connected to said wall circuit board and said semiconductor devices are mounted in a layered manner.
  13. 13. A method of fabricating semiconductor devices for fabricating at least two semiconductor devices from a semiconductor substrate including at least two semiconductor circuit areas provided with electrodes having prescribed functions for attaining electrical connection with an external device arranged on a first main surface, comprising steps of.
    bonding a support plate to a second main surface of said semiconductor substrate opposite to said first main surface;
    forming a trench for separating said at least two semiconductor circuit areas into individual said semiconductor circuit areas to expose said support plate around said semiconductor circuit areas;
    connecting said electrodes and said support plate exposed in said trench with each other by a metal wire; and
    removing said support plate.
  14. 14. The method of fabricating semiconductor devices according to claim 13, connecting a bulk wire formed by partially melting and bulking a wire around a part to be connected to said support plate by wire bonding in said step of connecting said electrodes and said support plate with each other by said metal wire.
  15. 15. The method of fabricating semiconductor devices according to claim 13, further comprising a step of covering said first main surface of said semiconductor substrate with an insulator film before said step of connecting said electrodes and said support plate with each other by said metal wire, and forming a metal film coming into contact with upper portions of said insulator film, said electrodes and said support plate by either gas deposition or plating in said step of connecting said electrodes and said support plate with each other by said metal wire.
  16. 16. The method of fabricating semiconductor devices according to claim 13, bonding said support plate by anode coupling in said step of bonding said support plate to said second main surface of said semiconductor substrate opposite to said first main surface.
  17. 17. The method of fabricating semiconductor devices according to claim 13, forming said trench with a dicing saw in said step of forming said trench.
  18. 18. The method of fabricating semiconductor devices according to claim 13, further comprising a step of sealing said metal wire and said semiconductor circuit areas with an insulator, for applying flowable polymer resin to prescribed areas by screen printing and covering said prescribed areas with said polymer resin in said sealing step.
  19. 19. The method of fabricating semiconductor devices according to claim 13, further comprising a step of sealing said metal wire and said semiconductor circuit areas with an insulator, for covering the overall surface of said semiconductor substrate with said insulator in said step of sealing said metal wire and said semiconductor circuit areas with said insulator and removing a prescribed part of said insulator with a dicing saw in any subsequent step for separating said at least two semiconductor circuit areas into individual said semiconductor circuit areas.
  20. 20. A method of fabricating semiconductor devices for fabricating at least two semiconductor devices from a semiconductor substrate including at least two semiconductor circuit areas provided with electrodes having prescribed functions for attaining electrical connection with an external device arranged on a first main surface, comprising steps of:
    separating said semiconductor substrate into individual said semiconductor circuit areas by cutting;
    bonding a support plate to a second main surface of said semiconductor substrate opposite to said first main surface;
    connecting said electrodes and said support plate exposed in a-trench with each other by a metal wire; and
    removing said support plate.
US10252504 2001-09-28 2002-09-24 Semiconductor device and method of fabricating the same Abandoned US20030062631A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2001299756 2001-09-28
JP2001-299756(P) 2001-09-28
JP2002-103684(P) 2002-04-05
JP2002103684A JP4014912B2 (en) 2001-09-28 2002-04-05 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11150296 US7148576B2 (en) 2001-09-28 2005-06-13 Semiconductor device and method of fabricating the same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11150296 Division US7148576B2 (en) 2001-09-28 2005-06-13 Semiconductor device and method of fabricating the same

Publications (1)

Publication Number Publication Date
US20030062631A1 true true US20030062631A1 (en) 2003-04-03

Family

ID=26623238

Family Applications (2)

Application Number Title Priority Date Filing Date
US10252504 Abandoned US20030062631A1 (en) 2001-09-28 2002-09-24 Semiconductor device and method of fabricating the same
US11150296 Expired - Fee Related US7148576B2 (en) 2001-09-28 2005-06-13 Semiconductor device and method of fabricating the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11150296 Expired - Fee Related US7148576B2 (en) 2001-09-28 2005-06-13 Semiconductor device and method of fabricating the same

Country Status (2)

Country Link
US (2) US20030062631A1 (en)
JP (1) JP4014912B2 (en)

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050116794A1 (en) * 2003-12-01 2005-06-02 Shinji Mizuno Resonator device, electronic equipment provided with resonator device and method of manufacturing resonator device
US20060267213A1 (en) * 2005-05-26 2006-11-30 Volkan Ozguz Stackable tier structure comprising prefabricated high density feedthrough
WO2007004986A1 (en) * 2005-07-06 2007-01-11 Infineon Technologies Ag An integrated circuit package and a method for manufacturing an integrated circuit package
US20070035033A1 (en) * 2005-05-26 2007-02-15 Volkan Ozguz Stackable tier structure comprising high density feedthrough
US20070045797A1 (en) * 2005-08-24 2007-03-01 Micron Technology, Inc. Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US20070216033A1 (en) * 2006-03-20 2007-09-20 Corisis David J Carrierless chip package for integrated circuit devices, and methods of making same
US20080012116A1 (en) * 2006-07-13 2008-01-17 Samsung Electronics Co., Ltd. Semiconductor device and method of forming the same
US7417314B1 (en) * 2003-11-20 2008-08-26 Bridge Semiconductor Corporation Semiconductor chip assembly with laterally aligned bumped terminal and filler
US20090146285A1 (en) * 2006-07-11 2009-06-11 Siliconware Precision Industries Co., Ltd. Fabrication method of semiconductor package
US20090154111A1 (en) * 2007-12-17 2009-06-18 Lynch Thomas W Reticulated heat dissipation
US20090165996A1 (en) * 2007-12-26 2009-07-02 Lynch Thomas W Reticulated heat dissipation with coolant
US20100140783A1 (en) * 2008-12-08 2010-06-10 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Bond Wires and Stud Bumps in Recessed Region of Peripheral Area Around the Device for Electrical Interconnection to Other Devices
US20100200982A1 (en) * 2009-02-06 2010-08-12 Noriyuki Kimura Semiconductor device and manufacturing method thereof
US7969022B1 (en) * 2007-03-21 2011-06-28 Marvell International Ltd. Die-to-die wire-bonding
CN105514074A (en) * 2015-12-01 2016-04-20 上海伊诺尔信息技术有限公司 Intelligent card chip packaging structure and manufacturing method thereof
US9470718B2 (en) 2013-07-19 2016-10-18 Shinko Electric Industries Co., Ltd. Probe card
US9476913B2 (en) 2013-07-19 2016-10-25 Shinko Electric Industries Co., Ltd. Probe card

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100536898B1 (en) * 2003-09-04 2005-12-16 삼성전자주식회사 Wire bonding method of semiconductor device
US7205178B2 (en) * 2004-03-24 2007-04-17 Freescale Semiconductor, Inc. Land grid array packaged device and method of forming same
US7393770B2 (en) * 2005-05-19 2008-07-01 Micron Technology, Inc. Backside method for fabricating semiconductor components with conductive interconnects
US7307348B2 (en) 2005-12-07 2007-12-11 Micron Technology, Inc. Semiconductor components having through wire interconnects (TWI)
US7659612B2 (en) 2006-04-24 2010-02-09 Micron Technology, Inc. Semiconductor components having encapsulated through wire interconnects (TWI)
JP2008306128A (en) * 2007-06-11 2008-12-18 Shinko Electric Ind Co Ltd Semiconductor device and its production process
JP5273956B2 (en) * 2007-07-02 2013-08-28 スパンション エルエルシー A method of manufacturing a semiconductor device
JP5343359B2 (en) * 2008-01-09 2013-11-13 富士通セミコンダクター株式会社 A method of manufacturing a semiconductor device
US8138024B2 (en) * 2008-02-26 2012-03-20 Stats Chippac Ltd. Package system for shielding semiconductor dies from electromagnetic interference
US8189344B2 (en) * 2008-06-09 2012-05-29 Stats Chippac Ltd. Integrated circuit package system for stackable devices
US7851893B2 (en) * 2008-06-10 2010-12-14 Stats Chippac, Ltd. Semiconductor device and method of connecting a shielding layer to ground through conductive vias
US8183677B2 (en) * 2008-11-26 2012-05-22 Infineon Technologies Ag Device including a semiconductor chip
JP2010141066A (en) * 2008-12-11 2010-06-24 Rohm Co Ltd Semiconductor device
JP5112275B2 (en) * 2008-12-16 2013-01-09 新光電気工業株式会社 The method of manufacturing a semiconductor device and a semiconductor device
US8357563B2 (en) * 2010-08-10 2013-01-22 Spansion Llc Stitch bump stacking design for overall package size reduction for multiple stack
US8304900B2 (en) 2010-08-11 2012-11-06 Stats Chippac Ltd. Integrated circuit packaging system with stacked lead and method of manufacture thereof
JP6246507B2 (en) * 2012-11-05 2017-12-13 新光電気工業株式会社 Probe card and a method of manufacturing the same
JP5763696B2 (en) * 2013-03-04 2015-08-12 スパンション エルエルシー Semiconductor device and manufacturing method thereof
CN106486429A (en) * 2015-08-27 2017-03-08 冠研(上海)专利技术有限公司 Semiconductor chip package structure and package method thereof
CN106486443A (en) * 2015-08-27 2017-03-08 冠研(上海)专利技术有限公司 Simple semiconductor chip package structure and package method thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5122860A (en) * 1987-08-26 1992-06-16 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and manufacturing method thereof
US6072239A (en) * 1995-11-08 2000-06-06 Fujitsu Limited Device having resin package with projections
US6247229B1 (en) * 1999-08-25 2001-06-19 Ankor Technology, Inc. Method of forming an integrated circuit device package using a plastic tape as a base
US6258632B1 (en) * 1996-01-15 2001-07-10 Kabushiki Kaisha Toshiba Molded packaging for semiconductor device and method of manufacturing the same
US6541848B2 (en) * 1998-02-25 2003-04-01 Fujitsu Limited Semiconductor device including stud bumps as external connection terminals
US6624008B2 (en) * 1999-07-07 2003-09-23 Oki Electric Industry Co., Ltd. Semiconductor chip installing tape, semiconductor device and a method for fabricating thereof

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60117696A (en) * 1983-11-30 1985-06-25 Oki Electric Ind Co Ltd Mounting structure of eprom
JP3007833B2 (en) 1995-12-12 2000-02-07 富士通株式会社 A semiconductor device and a manufacturing method and a lead frame and a method of manufacturing thereof
JP3500015B2 (en) 1996-09-25 2004-02-23 三洋電機株式会社 Semiconductor device and manufacturing method thereof
US6451624B1 (en) * 1998-06-05 2002-09-17 Micron Technology, Inc. Stackable semiconductor package having conductive layer and insulating layers and method of fabrication
JP2002158312A (en) * 2000-11-17 2002-05-31 Oki Electric Ind Co Ltd Semiconductor package for three-dimensional mounting, its manufacturing method and semiconductor device
JP3798620B2 (en) * 2000-12-04 2006-07-19 富士通株式会社 A method of manufacturing a semiconductor device
US6696320B2 (en) * 2001-09-30 2004-02-24 Intel Corporation Low profile stacked multi-chip package and method of forming same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5122860A (en) * 1987-08-26 1992-06-16 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and manufacturing method thereof
US6072239A (en) * 1995-11-08 2000-06-06 Fujitsu Limited Device having resin package with projections
US6258632B1 (en) * 1996-01-15 2001-07-10 Kabushiki Kaisha Toshiba Molded packaging for semiconductor device and method of manufacturing the same
US6541848B2 (en) * 1998-02-25 2003-04-01 Fujitsu Limited Semiconductor device including stud bumps as external connection terminals
US6624008B2 (en) * 1999-07-07 2003-09-23 Oki Electric Industry Co., Ltd. Semiconductor chip installing tape, semiconductor device and a method for fabricating thereof
US6247229B1 (en) * 1999-08-25 2001-06-19 Ankor Technology, Inc. Method of forming an integrated circuit device package using a plastic tape as a base

Cited By (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7417314B1 (en) * 2003-11-20 2008-08-26 Bridge Semiconductor Corporation Semiconductor chip assembly with laterally aligned bumped terminal and filler
US20050116794A1 (en) * 2003-12-01 2005-06-02 Shinji Mizuno Resonator device, electronic equipment provided with resonator device and method of manufacturing resonator device
US7145416B2 (en) * 2003-12-01 2006-12-05 Seiko Epson Corporation Resonator device, electronic equipment provided with resonator device and method of manufacturing resonator device
US20060267213A1 (en) * 2005-05-26 2006-11-30 Volkan Ozguz Stackable tier structure comprising prefabricated high density feedthrough
US7919844B2 (en) 2005-05-26 2011-04-05 Aprolase Development Co., Llc Tier structure with tier frame having a feedthrough structure
US20070035033A1 (en) * 2005-05-26 2007-02-15 Volkan Ozguz Stackable tier structure comprising high density feedthrough
US7768113B2 (en) 2005-05-26 2010-08-03 Volkan Ozguz Stackable tier structure comprising prefabricated high density feedthrough
WO2007004986A1 (en) * 2005-07-06 2007-01-11 Infineon Technologies Ag An integrated circuit package and a method for manufacturing an integrated circuit package
US20080105960A1 (en) * 2005-07-06 2008-05-08 See Beng K Integrated Circuit Package and Method for Manufacturing an Integrated Circuit Package
US20070045797A1 (en) * 2005-08-24 2007-03-01 Micron Technology, Inc. Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US7968369B2 (en) 2005-08-24 2011-06-28 Micron Technology, Inc. Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US20070105272A1 (en) * 2005-08-24 2007-05-10 Micron Technology, Inc. Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US8174101B2 (en) 2005-08-24 2012-05-08 Micron Technology, Inc. Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US8778732B2 (en) 2005-08-24 2014-07-15 Micron Technology, Inc. Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US9129862B2 (en) 2005-08-24 2015-09-08 Micron Technology, Inc. Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US20080136001A1 (en) * 2006-03-20 2008-06-12 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
US7504285B2 (en) 2006-03-20 2009-03-17 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
WO2007109486A3 (en) * 2006-03-20 2008-02-28 Micron Technology Inc Carrierless chip package for integrated circuit devices, and methods of making same
US20070249100A1 (en) * 2006-03-20 2007-10-25 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
WO2007109486A2 (en) * 2006-03-20 2007-09-27 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
US20070216033A1 (en) * 2006-03-20 2007-09-20 Corisis David J Carrierless chip package for integrated circuit devices, and methods of making same
US9673121B2 (en) 2006-03-20 2017-06-06 Micron Technology, Inc. Carrierless chip package for integrated circuit devices, and methods of making same
US20090146285A1 (en) * 2006-07-11 2009-06-11 Siliconware Precision Industries Co., Ltd. Fabrication method of semiconductor package
US7666716B2 (en) * 2006-07-11 2010-02-23 Siliconware Precision Industries Co., Ltd. Fabrication method of semiconductor package
US20080012116A1 (en) * 2006-07-13 2008-01-17 Samsung Electronics Co., Ltd. Semiconductor device and method of forming the same
US7696615B2 (en) 2006-07-13 2010-04-13 Samsung Electronics Co., Ltd. Semiconductor device having pillar-shaped terminal
EP1903606A3 (en) * 2006-09-20 2008-05-14 Irvine Sensors Corp. Stackable tier structure comprising an IC die and a high density feedthrough structure
US7969022B1 (en) * 2007-03-21 2011-06-28 Marvell International Ltd. Die-to-die wire-bonding
WO2009079516A1 (en) * 2007-12-17 2009-06-25 Tanima Holdings, Llc Reticulated heat dissipation
US20090154111A1 (en) * 2007-12-17 2009-06-18 Lynch Thomas W Reticulated heat dissipation
US20090165996A1 (en) * 2007-12-26 2009-07-02 Lynch Thomas W Reticulated heat dissipation with coolant
US8168458B2 (en) * 2008-12-08 2012-05-01 Stats Chippac, Ltd. Semiconductor device and method of forming bond wires and stud bumps in recessed region of peripheral area around the device for electrical interconnection to other devices
US20120181689A1 (en) * 2008-12-08 2012-07-19 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Bond Wires and Stud Bumps in Recessed Region of Peripheral Area around the Device for Electrical Interconnection to Other Devices
US20100140783A1 (en) * 2008-12-08 2010-06-10 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Bond Wires and Stud Bumps in Recessed Region of Peripheral Area Around the Device for Electrical Interconnection to Other Devices
US8703532B2 (en) * 2009-02-06 2014-04-22 Seiko Instruments Inc. Semiconductor device and manufacturing method thereof
US9490224B2 (en) 2009-02-06 2016-11-08 Sii Semiconductor Corporation Semiconductor device and manufacturing method thereof
US20100200982A1 (en) * 2009-02-06 2010-08-12 Noriyuki Kimura Semiconductor device and manufacturing method thereof
US9470718B2 (en) 2013-07-19 2016-10-18 Shinko Electric Industries Co., Ltd. Probe card
US9476913B2 (en) 2013-07-19 2016-10-25 Shinko Electric Industries Co., Ltd. Probe card
CN105514074A (en) * 2015-12-01 2016-04-20 上海伊诺尔信息技术有限公司 Intelligent card chip packaging structure and manufacturing method thereof

Also Published As

Publication number Publication date Type
JP4014912B2 (en) 2007-11-28 grant
US20050224949A1 (en) 2005-10-13 application
US7148576B2 (en) 2006-12-12 grant
JP2003174120A (en) 2003-06-20 application

Similar Documents

Publication Publication Date Title
US7196408B2 (en) Fan out type wafer level package structure and method of the same
US6043564A (en) Semiconductor device having ball-bonded pads
US5258330A (en) Semiconductor chip assemblies with fan-in leads
US6380615B1 (en) Chip size stack package, memory module having the same, and method of fabricating the module
US6215182B1 (en) Semiconductor device and method for producing the same
US6285086B1 (en) Semiconductor device and substrate for semiconductor device
US7045899B2 (en) Semiconductor device and fabrication method of the same
US6791168B1 (en) Semiconductor package with circuit side polymer layer and wafer level fabrication method
US6429508B1 (en) Semiconductor package having implantable conductive lands and method for manufacturing the same
US7692931B2 (en) Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods
US7102209B1 (en) Substrate for use in semiconductor manufacturing and method of making same
US6765299B2 (en) Semiconductor device and the method for manufacturing the same
US6762488B2 (en) Light thin stacked package semiconductor device and process for fabrication thereof
US5502337A (en) Semiconductor device structure including multiple interconnection layers with interlayer insulating films
US6559528B2 (en) Semiconductor device and method for the fabrication thereof
US6399897B1 (en) Multi-layer wiring substrate
US5994768A (en) Multi-layer lead frame
US5849608A (en) Semiconductor chip package
US5852326A (en) Face-up semiconductor chip assembly
US7145228B2 (en) Microelectronic devices
US20110057327A1 (en) Semiconductor device and method of manufacturing the same
US20040115868A1 (en) Production method for manufacturing a plurality of chip-size packages
US6271056B1 (en) Stacked semiconductor package and method of fabrication
US5950304A (en) Methods of making semiconductor chip assemblies
US6392306B1 (en) Semiconductor chip assembly with anisotropic conductive adhesive connections

Legal Events

Date Code Title Description
AS Assignment

Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEMOTO, YOSHIHIKO;REEL/FRAME:013327/0068

Effective date: 20020819

AS Assignment

Owner name: RENESAS TECHNOLOGY CORP., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MITSUBISHI DENKI KABUSHIKI KAISHA;REEL/FRAME:014502/0289

Effective date: 20030908

AS Assignment

Owner name: RENESAS TECHNOLOGY CORP., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MITSUBISHI DENKI KABUSHIKI KAISHA;REEL/FRAME:015185/0122

Effective date: 20030908