US20030052854A1 - Source drive amplifier of a liquid crystal display - Google Patents
Source drive amplifier of a liquid crystal display Download PDFInfo
- Publication number
- US20030052854A1 US20030052854A1 US09/892,759 US89275901A US2003052854A1 US 20030052854 A1 US20030052854 A1 US 20030052854A1 US 89275901 A US89275901 A US 89275901A US 2003052854 A1 US2003052854 A1 US 2003052854A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- circuit
- pmos
- nmos
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3614—Control of polarity reversal in general
Definitions
- the present invention relates to a source drive amplifier of a liquid crystal display and, more particularly, to a source drive amplifier used in, for example, the driving circuit of a thin film transistor liquid crystal display.
- the thin film transistor liquid crystal display is known as an active array type display.
- the array is composed of a plurality of pixels (or dots), each having a driving electrode and a common electrode commonly used with the other pixels.
- the LCD is driven by an AC (alternative current) signal. That is, if the voltage applied to the driving electrode is positive with respect to that of the common electrode when the first frame is displayed, the voltage applied to the driving electrode is negative with respect to that of the common electrode in the next frame.
- dot inversion driving if the odd dots of the odd lines of the first frame are driven by a positive voltage with respect to the common electrode, the even dots of the odd lines of the first frame are driven by a negative voltage with respect to the common electrode. The odd dots of the even lines of the first frame are driven by a negative voltage with respect to the common electrode, and the even dots are driven by a positive voltage with respect to the common electrode.
- the odd dots of the odd lines of the second frame are driven by a negative voltage with respect to the common electrode, and the even dots are driven by a positive voltage with respect to the common electrode.
- the odd points of the even lines of the second frame are driven by a positive voltage with respect to the common electrode, and the even points are driven by a negative voltage with respect to the common electrode.
- FIG. 5 is a schematic view showing the driving structure of an active thin film liquid crystal display with K columns by L rows. As shown in the figure, If there are K pixels 901 in the horizontal direction, K channels of source drive units (SDUs) are required for driving. In the vertical direction, a gate driver 903 is employed to drive the voltages of the pixels 901 on each scanning line 904 sequentially for being sampled and hold on the driving electrode of each pixel 901 .
- SDUs source drive units
- FIG. 6 is a circuit diagram of the source drive unit 902 of an active thin film liquid crystal display, which has a multiplex (MUX) 911 controlled by a polarity switching signal PN for switching the output of a positive digital to analog converter 912 (P-DAC) or negative digital to analog converter 913 (N-DAC) to a voltage follower formed by an operational amplifier 914 , thereby amplifying the driving ability to generate a driving output DRVO.
- the driving output DRVO is then entered to a CMOS transmission gate 915 controlled by an output enable signal (OE) to output a driving voltage VLCD to the column of the panel of a thin film transistor liquid crystal display.
- OE output enable signal
- the P-DAC 912 and N-DAC 913 are controlled by an input digital data so as to generate a driving voltage required by a respective illumination.
- the outputs of the P-DAC 912 and N-DAC 913 are similar, but symmetric with respect to the common electrode, so as to satisfy the AC driving requirement.
- the output voltages of the P-DAC 912 and N ⁇ DAC 913 are generally in the range from VSS+0.1V to VDD ⁇ 0.1V. Therefore, the operational amplifier used in the source drive unit 902 must have the capability of fill rail-to-rail. Moreover, when the output is higher than the voltage of the common electrode, a large current source out is required so that the load capacitor (primarily the layout strayed capacitor on the panel of the thin film transistor liquid crystal display) is charged rapidly to a high voltage. Moreover, when the output is lower than the voltage of the common electrode, a large current sink capability is required for discharging the high voltage of the load capacitor of the thin film transistor liquid crystal display to a driving low voltage.
- FIG. 8 is a full rail-to-rail AB class operational amplifier (a detailed description of such can be found in U.S. Pat. No. 6,100,762).
- the operational amplifier includes a first differential amplifier formed by an NMOS pair (N1, N2) and a second differential amplifier formed by a PMOS pair (P1, P2). The two differential amplifiers are connected in parallel for being used as an input.
- the output currents of the two differential amplifiers are summed via a current mirror circuit (N 5 _N 6 , N 7 _N 8 , P 5 _P 6 ), and outputted at node A to drive the AB class amplifier formed by transistors N 9 , N 10 , N 12 , N 13 , N 14 , P 10 , P 11 , and P 12 ) for being used as the output of the operational amplifier, so as to acquire a large current source out and sink in capabilities.
- a current mirror circuit N 5 _N 6 , N 7 _N 8 , P 5 _P 6
- the aforesaid conventional operational amplifier suffers a disadvantage in having a very large DC offset.
- Such a disadvantage is encountered because the threshold voltages (V TH ) of different MOS devices may be varied from ⁇ several mV to ⁇ several tens of mV, in the CMOS manufacturing process.
- Other differential pairs or current mirror pairs are represented by same symbols.
- this AB class operational amplifier generally has a DC offset as high as ⁇ 15 mV, or even ⁇ 20 mV, and when in a low voltage, V in ⁇ V TH — N1 , the DC offset is as high as ⁇ 40 mV.
- An active thin film transistor liquid crystal display may use several thousand channels of source drive units. If such a large DC offset is existed in each channel, it implies that the voltage driven to each pixel has different constant error, which will cause a bad uniformity in display.
- the gain of this AB class operational amplifier is very large.
- Such a large gain and the strayed capacitor in the node B of FIG. 8 will introduce an inductance in the output impedance.
- This inductance will resonate with the capacitor of the liquid crystal display to generate a peak gain.
- the gain margin of the amplifier will be insufficient, and an oscillation is likely to occur.
- the compensation capacitor CC must be enlarged, but this will decrease the bandwidth of the amplifier. As a result, the voltage skew rate is insufficient and the load of the liquid crystal display can not be driven in a high speed.
- the NMOS transistor N 4 and PMOS transistor P 4 are necessary to be used for turbo bias, so as to provide a common mode positive feedback to speed up the voltage variation rate.
- a large overshoot will be encountered in the front edge of the waveform.
- the voltage can be sampled and hold in the driving electrode of the LCD only after the overshoot disappears. Therefore, the driving speed is still restricted.
- a source drive unit uses half of the A class amplifiers with NMOS differential inputs as a source amplifier to provide a large current source out capability, and uses half of A class amplifiers with PMOS differential inputs as a sink amplifier.
- the input of the source amplifier is always connected to the P-DAC and the input of the sink amplifier is always connected to the N-DAC.
- the source amplifier has only powerful source out capability, while the pull down capability is only of several ⁇ A. Therefore, when the output driving voltage of a scanning line is much lower than that of the previous one, a very long time is necessary for pulling down the driving voltage to a required voltage (which is still larger than the voltage of a common electrode).
- the sink amplifier also has the problem of slow pull high. Therefore, the system must perform an extra potential reset operation. That is, a CMOS transmission gate must be used between two lines for quickly charging and discharging the load capacitance of the liquid crystal display to a voltage of the common electrode. This will increase the complex of the circuit and control signals. The more worse is that several are necessary for performing potential reset operation and thus, the driving speed will be restricted.
- the object of the present invention is to provide a source drive amplifier of a liquid crystal display for effectively eliminating the DC offset problem.
- the present source drive amplifier can be used in the dot inversion system and row inversion system without the need of potential reset.
- the source drive amplifier of a liquid crystal display in accordance with the present invention, comprises: a first input circuit controlled by a polarity switching signal for being selectively switched into an NMOS differential amplifying circuit and a bias circuit; a second input circuit controlled by a polarity switching signal for being selectively switched into a bias circuit and a PMOS differential amplifying circuit, wherein, when the polarity switching signal is in a first state, the first and second input circuits are switched into an NMOS differential amplifying circuit and a bias circuit, respectively, and when the polarity switching signal is in a second state, the first and second input circuits are switched into a bias circuit and a PMOS differential amplifying circuit; and, an output transistor pair having an NMOS transistor and a PMOS transistor, wherein, an output of the first input circuit switched into an NMOS differential amplifying circuit drives the PMOS transistor of the output transistor pair for being used as a source out amplifying output stage, and a current provided by the
- FIG. 1 is a circuit diagram of the source drive amplifier of a liquid crystal display in accordance with the present invention
- FIG. 4 shows the operating waveform of the source drive amplifier of a liquid crystal display in accordance with the present invention
- FIG. 5 is a schematic view showing the driving structure of an active thin film liquid crystal display with K columns by L rows in the prior art
- FIG. 6 is a circuit diagram of the source drive unit of an active thin film liquid crystal display in the prior art
- FIG. 7 shows the driving waveform of the thin film liquid crystal display in the prior art
- FIG. 8 is a circuit diagram of an operational amplifier used in the source drive unit of a conventional liquid crystal display.
- FIG. 9 shows the operating waveform of a conventional thin film transistor liquid crystal display.
- the source drive amplifier is composed of a first input circuit 11 , a second input circuit 12 , an inverter 13 , a switching circuit 14 , a compensation capacitor CC, and an output transistor pair 15 .
- the first input circuit 11 and second input circuit 12 are substantially symmetric, and are controlled by a polarity switching signal terminal PN to switch the structure of the amplifier.
- the first input circuit 11 is formed by NMOS transistors N 1 , N 2 , N 3 , and PMOS transistors P 4 , P 5 , P 6 and P 7 .
- the sources of the transistors N 1 and N 2 are connected to the drains of the transistors N 3 and N 7 .
- the gates of the transistors N 1 , P 6 and P 4 are connected together.
- the gate and drain of the transistor P 5 are connected together and further connected to the gate of the transistor P 4 , the sources of the transistors P 6 and P 7 , and the drain of the transistor N 2 .
- the gates of the transistors N 1 and N 2 are connected to two differential voltage input terminals IP and IN.
- the gate of the transistor N 3 is connected to a bias terminal VB 2 , and the source thereof is connected to a system low voltage VSS.
- the sources of the transistors P 4 and P 5 are connected to the voltage source VDD.
- the gates of the transistors P 6 and P 7 are connected to the polarity switching signal terminal PN.
- the second input circuit 12 is formed by PMOS transistors P 1 , P 2 , and P 3 and NMOS transistors N 4 , N 5 , N 6 , and N 7 .
- the sources of the transistors P 1 and P 2 are connected to the drains of the transistors P 3 and N 7 .
- the drains of the transistors P 1 , N 6 , and N 4 are connected together.
- the gate and drain of the transistor N 5 are connected together, and further connected to the gate of the transistor N 4 , the source of the transistors N 6 and N 7 , and the drain of the transistor P 2 .
- the gates of the transistors P 1 and P 2 are connected to the two differential voltage input terminals IP and IN, respectively.
- the gate of the transistor P 3 is connected to the bias terminal VB 1 , and the source thereof is connected to the voltage source VDD.
- the sources of the transistors N 4 and N 5 are connected to the system low voltage VSS.
- the gates of the transistors N 6 and N 7 are connected to the polarity switching signal terminal PN.
- the inverter 13 is formed by a PMOS transistor P 21 and an NMOS transistor N 21 .
- the input of the inverter 13 is connected to the polarity switching signal terminal PN and the output thereof generates an inverted signal ⁇ PN.
- the output transistor pair 15 is formed by connecting a PMOS transistor P 12 to an NMOS transistor N 12 , wherein the drains of two transistors P 12 and N 12 are connected to one end of the compensation capacitor CC.
- the switching circuit 14 is formed by a PMOS transistor P 8 and an NMOS transistor N 8 .
- the gates of the two transistors P 8 and N 8 are connected together, and further connected to the output of the inverter 13 .
- the drains of the two transistors P 8 and N 8 are connected together and further connected to another end of the compensation capacitor CC for being used as an output terminal OUT of the amplifier.
- the source of the transistor P 8 is connected to the drains of the transistors N 1 , P 6 and P 4 of the first input circuit 11 , and further connected to the gate of the transistor P 12 of the output transistor pair 15 .
- the source of the transistor N 8 is connected to the drains of the transistors P 1 , N 6 and N 4 of the second input circuit 12 , and further connected to the gate of the transistor N 12 of the output transistor pair 15 .
- the source drive amplifier in accordance with the present invention is equivalent to the circuit shown in FIG. 2.
- the second input circuit 12 is switched into a bias circuit.
- the parallel-connected transistors N 4 and N 5 together with the transistor N 12 of the output transistor pair 15 are formed as a current mirror.
- the first input circuit 11 is switched into an NMOS differential amplifying circuit.
- the gates of the transistors N 1 and 2 are differential input terminals.
- the current mirror formed by the transistors P 4 and P 5 is an active load of the transistors N 1 and N 2 .
- the output of the first input circuit 11 used as a differential amplifying circuit, drives the transistor P 12 of the output transistor pair 15 for being used as an amplifying output stage of the source out, and the current from the transistor N 12 is used as a bias.
- an A class amplifier with a large source out capability is formed as a source amplifier.
- the switching circuit 14 switches the output of the first input circuit 11 to connect to the compensation capacitor CC for compensating the phase of the transistor P 12 and promoting the stability of the amplifier.
- the source drive amplifier in accordance with the present invention is equivalent to the circuit shown in FIG. 3.
- the first input circuit 11 is switched into a bias circuit, wherein the parallel-connected transistors P 4 and P 5 together with the transistor P 12 of the output transistor pair 15 are formed as a current mirror circuit.
- the second input circuit 12 is switched into a PMOS differential amplifying circuit, wherein the gates of the transistors P 1 and P 2 are differential input terminals.
- the current mirror formed by the transistors N 4 and N 5 is an active load of the transistors P 1 and P 2 .
- the output of the second input circuit 12 used as a differential amplifying circuit, drives the transistor N 12 of the output transistor pair 15 for being used as a sink in amplifying output stage.
- the current from the transistor P 12 is used as a bias, thereby forming an A class amplifier with a large sink in capability for being used as a sink amplifier.
- the switching circuit 14 switches the output of the second input circuit 12 to be connected to the compensation capacitor CC so as to compensate the phase of the transistor N 12 and promote the stability of the voltage.
- the source drive amplifier in accordance with the present invention can achieve the property and specification required by a thin film transistor liquid crystal display, and its DC offset characteristic is analyzed as follows:
- the amplifier of the present invention has a lower gain (one order smaller than the AB class amplifier), and there is no inductance in the output impedance.
- the compensation capacitor CC can be small.
- FIG. 4 shows the output driving waveform in accordance with the amplifier of the present invention.
- the waveform of the present invention moves quicker, and has a smaller overshoot.
- the amplifier in each channel of the source drive amplifier in accordance with the present invention can be switched into a source amplifier with a large current source out capability, or a sink amplifier with a large current sink in capability. Therefore, it can be used in a dot inversion driving system or a row inversion driving system.
- the polarity of the output of the source drive amplifier in accordance with the present invention is opposite to that of the former one for each time, and the pull-up and pull-down capability are switched simultaneously. Therefore, there is no potential reset required.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Liquid Crystal Display Device Control (AREA)
- Amplifiers (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a source drive amplifier of a liquid crystal display and, more particularly, to a source drive amplifier used in, for example, the driving circuit of a thin film transistor liquid crystal display.
- 2. Description of Related Art
- The thin film transistor liquid crystal display (TFT LCD) is known as an active array type display. The array is composed of a plurality of pixels (or dots), each having a driving electrode and a common electrode commonly used with the other pixels. The LCD is driven by an AC (alternative current) signal. That is, if the voltage applied to the driving electrode is positive with respect to that of the common electrode when the first frame is displayed, the voltage applied to the driving electrode is negative with respect to that of the common electrode in the next frame.
- Under the consideration of the difference of the common electrodes and the image quality, there are two well-known driving methods provided: dot inversion driving and row inversion driving. In the dot inversion driving system, if the odd dots of the odd lines of the first frame are driven by a positive voltage with respect to the common electrode, the even dots of the odd lines of the first frame are driven by a negative voltage with respect to the common electrode. The odd dots of the even lines of the first frame are driven by a negative voltage with respect to the common electrode, and the even dots are driven by a positive voltage with respect to the common electrode.
- Then, the odd dots of the odd lines of the second frame are driven by a negative voltage with respect to the common electrode, and the even dots are driven by a positive voltage with respect to the common electrode. Meanwhile, the odd points of the even lines of the second frame are driven by a positive voltage with respect to the common electrode, and the even points are driven by a negative voltage with respect to the common electrode.
- In the row inversion system, if all dots of the odd lines of the first frame are driven by a positive voltage with respect to the common electrode, all the dots of the even lines of the first frame will be driven by a negative voltage with respect to the common electrode. Then, all dots of the odd lines of the second frame are driven by a negative voltage with respect to the common electrode, and all dots of the even lines of the second frame are driven by a positive voltage with respect to the common electrode.
- FIG. 5 is a schematic view showing the driving structure of an active thin film liquid crystal display with K columns by L rows. As shown in the figure, If there are
K pixels 901 in the horizontal direction, K channels of source drive units (SDUs) are required for driving. In the vertical direction, a gate driver 903 is employed to drive the voltages of thepixels 901 on eachscanning line 904 sequentially for being sampled and hold on the driving electrode of eachpixel 901. - FIG. 6 is a circuit diagram of the
source drive unit 902 of an active thin film liquid crystal display, which has a multiplex (MUX) 911 controlled by a polarity switching signal PN for switching the output of a positive digital to analog converter 912 (P-DAC) or negative digital to analog converter 913 (N-DAC) to a voltage follower formed by anoperational amplifier 914, thereby amplifying the driving ability to generate a driving output DRVO. The driving output DRVO is then entered to aCMOS transmission gate 915 controlled by an output enable signal (OE) to output a driving voltage VLCD to the column of the panel of a thin film transistor liquid crystal display. The operating waveforms are illustrated in FIG. 7, wherein the P-DAC 912 and N-DAC 913 are controlled by an input digital data so as to generate a driving voltage required by a respective illumination. The outputs of the P-DAC 912 and N-DAC 913 are similar, but symmetric with respect to the common electrode, so as to satisfy the AC driving requirement. - To save power, the output voltages of the P-
DAC 912 and N− DAC 913 are generally in the range from VSS+0.1V to VDD−0.1V. Therefore, the operational amplifier used in thesource drive unit 902 must have the capability of fill rail-to-rail. Moreover, when the output is higher than the voltage of the common electrode, a large current source out is required so that the load capacitor (primarily the layout strayed capacitor on the panel of the thin film transistor liquid crystal display) is charged rapidly to a high voltage. Moreover, when the output is lower than the voltage of the common electrode, a large current sink capability is required for discharging the high voltage of the load capacitor of the thin film transistor liquid crystal display to a driving low voltage. - To match this requirement, the circuit of an operational amplifier used in a conventional source drive unit is disclosed as shown in FIG. 8, which is a full rail-to-rail AB class operational amplifier (a detailed description of such can be found in U.S. Pat. No. 6,100,762). The operational amplifier includes a first differential amplifier formed by an NMOS pair (N1, N2) and a second differential amplifier formed by a PMOS pair (P1, P2). The two differential amplifiers are connected in parallel for being used as an input. The output currents of the two differential amplifiers are summed via a current mirror circuit (N5_N6, N7_N8, P5_P6), and outputted at node A to drive the AB class amplifier formed by transistors N9, N10, N12, N13, N14, P10, P11, and P12) for being used as the output of the operational amplifier, so as to acquire a large current source out and sink in capabilities.
-
- wherein gmPt, gmNj represent the transfer-conductance of PMOS transistor (Pi, i=1, 2, 3 . . . ), and the transfer-conductance of NMOS transistor (Nj, j=1, 2, 3 . . . ); the gmP5
— H gmP5— M, gmP5— L are different from each other due to conducting current; ΔVTH— N1N2 represents the difference of the voltage threshold between the NMOS differential pair N1 and N2. Other differential pairs or current mirror pairs are represented by same symbols. - In practical, in the middle voltage section VTH
— N1<Vin<(VDD−VTH— PI); this AB class operational amplifier generally has a DC offset as high as ±15 mV, or even ±20 mV, and when in a low voltage, Vin<VTH— N1, the DC offset is as high as ±40 mV. - An active thin film transistor liquid crystal display may use several thousand channels of source drive units. If such a large DC offset is existed in each channel, it implies that the voltage driven to each pixel has different constant error, which will cause a bad uniformity in display.
- Besides, the gain of this AB class operational amplifier is very large. Such a large gain and the strayed capacitor in the node B of FIG. 8 will introduce an inductance in the output impedance. This inductance will resonate with the capacitor of the liquid crystal display to generate a peak gain. Thus, the gain margin of the amplifier will be insufficient, and an oscillation is likely to occur. To avoid the oscillation, the compensation capacitor CC must be enlarged, but this will decrease the bandwidth of the amplifier. As a result, the voltage skew rate is insufficient and the load of the liquid crystal display can not be driven in a high speed. Therefore, the NMOS transistor N4 and PMOS transistor P4 are necessary to be used for turbo bias, so as to provide a common mode positive feedback to speed up the voltage variation rate. However, as shown in FIG. 9, after adding common mode positive feedback, a large overshoot will be encountered in the front edge of the waveform. The voltage can be sampled and hold in the driving electrode of the LCD only after the overshoot disappears. Therefore, the driving speed is still restricted.
- In the operational amplifier disclosed in Japan Patent Publication No. 09-018253, a source drive unit uses half of the A class amplifiers with NMOS differential inputs as a source amplifier to provide a large current source out capability, and uses half of A class amplifiers with PMOS differential inputs as a sink amplifier. The input of the source amplifier is always connected to the P-DAC and the input of the sink amplifier is always connected to the N-DAC.
- Although the aforesaid circuit structure may provide a low DC offset, the source amplifier has only powerful source out capability, while the pull down capability is only of several μA. Therefore, when the output driving voltage of a scanning line is much lower than that of the previous one, a very long time is necessary for pulling down the driving voltage to a required voltage (which is still larger than the voltage of a common electrode). Similarly, the sink amplifier also has the problem of slow pull high. Therefore, the system must perform an extra potential reset operation. That is, a CMOS transmission gate must be used between two lines for quickly charging and discharging the load capacitance of the liquid crystal display to a voltage of the common electrode. This will increase the complex of the circuit and control signals. The more worse is that several are necessary for performing potential reset operation and thus, the driving speed will be restricted.
- In addition, only one half of the amplifiers in the driver of the aforesaid circuit structure have a large current source out capability, while another half has only a current source out capability of several μA. Therefore, it can not be used in the row inversion driving scheme because, in row inversion driving, all the pixels of the line are driven by the positive voltage with respect to the common electrode or by the negative voltage with respect to the common electrode. Consequently, the use thereof is restricted and thus, it is desired for the above conventional circuit to be improved.
- The object of the present invention is to provide a source drive amplifier of a liquid crystal display for effectively eliminating the DC offset problem. The present source drive amplifier can be used in the dot inversion system and row inversion system without the need of potential reset.
- To achieve the object, the source drive amplifier of a liquid crystal display in accordance with the present invention, comprises: a first input circuit controlled by a polarity switching signal for being selectively switched into an NMOS differential amplifying circuit and a bias circuit; a second input circuit controlled by a polarity switching signal for being selectively switched into a bias circuit and a PMOS differential amplifying circuit, wherein, when the polarity switching signal is in a first state, the first and second input circuits are switched into an NMOS differential amplifying circuit and a bias circuit, respectively, and when the polarity switching signal is in a second state, the first and second input circuits are switched into a bias circuit and a PMOS differential amplifying circuit; and, an output transistor pair having an NMOS transistor and a PMOS transistor, wherein, an output of the first input circuit switched into an NMOS differential amplifying circuit drives the PMOS transistor of the output transistor pair for being used as a source out amplifying output stage, and a current provided by the NMOS transistor is used as a bias; and an output of the second output circuit switched into a PMOS differential amplifying circuit drives the NMOS transistor of the output transistor pair for being used as a sink in amplifying output stage, and a current provided by the PMOS transistor is used as a bias.
- Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
- FIG. 1 is a circuit diagram of the source drive amplifier of a liquid crystal display in accordance with the present invention;
- FIG. 2 shows an equivalent circuit of the source drive amplifier of a liquid crystal display in accordance with the present invention when PN=VDD;
- FIG. 3 shows an equivalent circuit of the source drive amplifier of a liquid crystal display in accordance with the present invention when PN=VSS;
- FIG. 4 shows the operating waveform of the source drive amplifier of a liquid crystal display in accordance with the present invention;
- FIG. 5 is a schematic view showing the driving structure of an active thin film liquid crystal display with K columns by L rows in the prior art;
- FIG. 6 is a circuit diagram of the source drive unit of an active thin film liquid crystal display in the prior art;
- FIG. 7 shows the driving waveform of the thin film liquid crystal display in the prior art;
- FIG. 8 is a circuit diagram of an operational amplifier used in the source drive unit of a conventional liquid crystal display; and
- FIG. 9 shows the operating waveform of a conventional thin film transistor liquid crystal display.
- With reference to FIG. 1, a preferred embodiment of the source drive amplifier of a liquid crystal display in accordance with the present invention is illustrated. The source drive amplifier is composed of a
first input circuit 11, asecond input circuit 12, aninverter 13, a switchingcircuit 14, a compensation capacitor CC, and anoutput transistor pair 15. Thefirst input circuit 11 andsecond input circuit 12 are substantially symmetric, and are controlled by a polarity switching signal terminal PN to switch the structure of the amplifier. - The
first input circuit 11 is formed by NMOS transistors N1, N2, N3, and PMOS transistors P4, P5, P6 and P7. The sources of the transistors N1 and N2 are connected to the drains of the transistors N3 and N7. The gates of the transistors N1, P6 and P4 are connected together. The gate and drain of the transistor P5 are connected together and further connected to the gate of the transistor P4, the sources of the transistors P6 and P7, and the drain of the transistor N2. The gates of the transistors N1 and N2 are connected to two differential voltage input terminals IP and IN. The gate of the transistor N3 is connected to a bias terminal VB2, and the source thereof is connected to a system low voltage VSS. The sources of the transistors P4 and P5 are connected to the voltage source VDD. The gates of the transistors P6 and P7 are connected to the polarity switching signal terminal PN. - The
second input circuit 12 is formed by PMOS transistors P1, P2, and P3 and NMOS transistors N4, N5, N6, and N7. The sources of the transistors P1 and P2 are connected to the drains of the transistors P3 and N7. The drains of the transistors P1, N6, and N4 are connected together. The gate and drain of the transistor N5 are connected together, and further connected to the gate of the transistor N4, the source of the transistors N6 and N7, and the drain of the transistor P2. The gates of the transistors P1 and P2 are connected to the two differential voltage input terminals IP and IN, respectively. The gate of the transistor P3 is connected to thebias terminal VB 1, and the source thereof is connected to the voltage source VDD. The sources of the transistors N4 and N5 are connected to the system low voltage VSS. The gates of the transistors N6 and N7 are connected to the polarity switching signal terminal PN. - The
inverter 13 is formed by a PMOS transistor P21 and an NMOS transistor N21. The input of theinverter 13 is connected to the polarity switching signal terminal PN and the output thereof generates an inverted signal ˜PN. - The
output transistor pair 15 is formed by connecting a PMOS transistor P12 to an NMOS transistor N12, wherein the drains of two transistors P12 and N12 are connected to one end of the compensation capacitor CC. - The
switching circuit 14 is formed by a PMOS transistor P8 and an NMOS transistor N8. The gates of the two transistors P8 and N8 are connected together, and further connected to the output of theinverter 13. The drains of the two transistors P8 and N8 are connected together and further connected to another end of the compensation capacitor CC for being used as an output terminal OUT of the amplifier. The source of the transistor P8 is connected to the drains of the transistors N1, P6 and P4 of thefirst input circuit 11, and further connected to the gate of the transistor P12 of theoutput transistor pair 15. The source of the transistor N8 is connected to the drains of the transistors P1, N6 and N4 of thesecond input circuit 12, and further connected to the gate of the transistor N12 of theoutput transistor pair 15. - With the aforesaid circuit structure of the source drive amplifier in accordance with the present invention, when PN=VDD and a voltage signal higher than the voltage of the common electrode is to be output, the transistors N7 and N6 of the
second input circuit 12 are on, and thus, the transistor P2 is deemed to be inactive. The transistors N4 and N5 are connected in parallel, while the transistors P6 and P7 of thefirst input circuit 11 are off without having any effect. The output ˜PN of theinverter 13 is VSS. Therefore, the transistor P8 of the switchingcircuit 14 is on and the transistor N8 is off. - As a result, when PN=VDD, the source drive amplifier in accordance with the present invention is equivalent to the circuit shown in FIG. 2. As shown in the figure, the
second input circuit 12 is switched into a bias circuit. The parallel-connected transistors N4 and N5 together with the transistor N12 of theoutput transistor pair 15 are formed as a current mirror. Thefirst input circuit 11 is switched into an NMOS differential amplifying circuit. The gates of the transistors N1 and 2 are differential input terminals. The current mirror formed by the transistors P4 and P5 is an active load of the transistors N1 and N2. - The output of the
first input circuit 11, used as a differential amplifying circuit, drives the transistor P12 of theoutput transistor pair 15 for being used as an amplifying output stage of the source out, and the current from the transistor N12 is used as a bias. Thus, an A class amplifier with a large source out capability is formed as a source amplifier. The switchingcircuit 14 switches the output of thefirst input circuit 11 to connect to the compensation capacitor CC for compensating the phase of the transistor P12 and promoting the stability of the amplifier. - When PN=VSS and a voltage signal lower than the voltage of a common electrode is to be output, the transistors P7 and P6 of the
first input circuit 11 are on. Thus, the transistor N2 has not effect, and the transistor P4 and P5 are connected in parallel. The transistors N6 and N7 are off and provide no effect. Furthermore, the output ˜PN of theinverter 13 is VDD and thus, the transistor N8 of the switchingcircuit 14 is on and the transistor P8 is off. - Therefore, when PN VSS, the source drive amplifier in accordance with the present invention is equivalent to the circuit shown in FIG. 3. As shown in the figure, the
first input circuit 11 is switched into a bias circuit, wherein the parallel-connected transistors P4 and P5 together with the transistor P12 of theoutput transistor pair 15 are formed as a current mirror circuit. Thesecond input circuit 12 is switched into a PMOS differential amplifying circuit, wherein the gates of the transistors P1 and P2 are differential input terminals. The current mirror formed by the transistors N4 and N5 is an active load of the transistors P1 and P2. - The output of the
second input circuit 12, used as a differential amplifying circuit, drives the transistor N12 of theoutput transistor pair 15 for being used as a sink in amplifying output stage. The current from the transistor P12 is used as a bias, thereby forming an A class amplifier with a large sink in capability for being used as a sink amplifier. The switchingcircuit 14 switches the output of thesecond input circuit 12 to be connected to the compensation capacitor CC so as to compensate the phase of the transistor N12 and promote the stability of the voltage. -
- From above equations, it is known that the DC offset property of the source drive amplifier of the present invention is better than the conventional operational amplifier. Furthermore, the number of parameter that affect the DC offset property is less so that the design work is easier. In addition, there are only a few factors which negatively affect the yield. Thus, a higher yield can be obtained.
- Besides, the amplifier of the present invention has a lower gain (one order smaller than the AB class amplifier), and there is no inductance in the output impedance. Thus, the compensation capacitor CC can be small.
- FIG. 4 shows the output driving waveform in accordance with the amplifier of the present invention. In comparing with the conventional amplifier, it is known that the waveform of the present invention moves quicker, and has a smaller overshoot. There are only 4 μs for the waveform to be stable (while the conventional amplifier requires 7 μs. Therefore, the driving speed can be quicker and the flicker phenomenon can be reduced.
- Moreover, the amplifier in each channel of the source drive amplifier in accordance with the present invention can be switched into a source amplifier with a large current source out capability, or a sink amplifier with a large current sink in capability. Therefore, it can be used in a dot inversion driving system or a row inversion driving system. In addition, the polarity of the output of the source drive amplifier in accordance with the present invention is opposite to that of the former one for each time, and the pull-up and pull-down capability are switched simultaneously. Therefore, there is no potential reset required.
- Although the present invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed.
Claims (10)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN01115458.6A CN1212598C (en) | 2001-04-26 | 2001-04-26 | Source drive amplifier of LCD |
US09/892,759 US6731170B2 (en) | 2001-04-26 | 2001-06-28 | Source drive amplifier of a liquid crystal display |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN01115458.6A CN1212598C (en) | 2001-04-26 | 2001-04-26 | Source drive amplifier of LCD |
US09/892,759 US6731170B2 (en) | 2001-04-26 | 2001-06-28 | Source drive amplifier of a liquid crystal display |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030052854A1 true US20030052854A1 (en) | 2003-03-20 |
US6731170B2 US6731170B2 (en) | 2004-05-04 |
Family
ID=25740378
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/892,759 Expired - Fee Related US6731170B2 (en) | 2001-04-26 | 2001-06-28 | Source drive amplifier of a liquid crystal display |
Country Status (2)
Country | Link |
---|---|
US (1) | US6731170B2 (en) |
CN (1) | CN1212598C (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100026619A1 (en) * | 2005-10-18 | 2010-02-04 | Semiconductor Energy Laboratory Co., Ltd. | Shift register, semiconductor device, display device, and electronic device |
US20100287317A1 (en) * | 2009-05-05 | 2010-11-11 | Wan-Hsiang Shen | Source Driver System Having an Integrated Data Bus for Displays |
US20100309181A1 (en) * | 2009-06-08 | 2010-12-09 | Wan-Hsiang Shen | Integrated and Simplified Source Driver System for Displays |
US20100309177A1 (en) * | 2002-12-25 | 2010-12-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Device, and Display Device and Electronic Device Utilizing the Same |
US20110261041A1 (en) * | 2010-04-21 | 2011-10-27 | Himax Technologies Limted | Image display systems and methods for driving pixel array |
US20120154189A1 (en) * | 2010-12-16 | 2012-06-21 | Electronics And Telecommunications Reasearch Institute | Current switch driving circuit and digital to analog converter |
EP3422095A1 (en) * | 2015-10-06 | 2019-01-02 | View, Inc. | Multi-sensor |
US10539456B2 (en) | 2014-09-29 | 2020-01-21 | View, Inc. | Combi-sensor systems |
US10809589B2 (en) | 2012-04-17 | 2020-10-20 | View, Inc. | Controller for optically-switchable windows |
US10809587B2 (en) | 2015-10-06 | 2020-10-20 | View, Inc. | Controllers for optically-switchable devices |
CN112865710A (en) * | 2021-01-21 | 2021-05-28 | 苏州大学 | Folding type cascode structure fully-differential operational amplifier |
US11237449B2 (en) | 2015-10-06 | 2022-02-01 | View, Inc. | Controllers for optically-switchable devices |
US11631493B2 (en) | 2020-05-27 | 2023-04-18 | View Operating Corporation | Systems and methods for managing building wellness |
US11750594B2 (en) | 2020-03-26 | 2023-09-05 | View, Inc. | Access and messaging in a multi client network |
US12002529B2 (en) | 2005-10-18 | 2024-06-04 | Semiconductor Energy Laboratory Co., Ltd. | Shift register, semiconductor device, display device, and electronic device |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4558509B2 (en) * | 2003-04-25 | 2010-10-06 | 株式会社半導体エネルギー研究所 | Semiconductor device, display device, and electronic device |
JP4472507B2 (en) * | 2004-12-16 | 2010-06-02 | 日本電気株式会社 | DIFFERENTIAL AMPLIFIER, DATA DRIVER OF DISPLAY DEVICE USING SAME, AND METHOD FOR CONTROLLING DIFFERENTIAL AMPLIFIER |
JP4293162B2 (en) * | 2005-05-24 | 2009-07-08 | セイコーエプソン株式会社 | Operational amplifier |
JP2007036653A (en) * | 2005-07-27 | 2007-02-08 | Oki Electric Ind Co Ltd | Operational amplifier and constant current generating circuit using it |
JP4838550B2 (en) * | 2005-08-09 | 2011-12-14 | ラピスセミコンダクタ株式会社 | Display drive circuit |
JP2007116568A (en) * | 2005-10-24 | 2007-05-10 | Niigata Seimitsu Kk | Differential amplifier |
JP4572170B2 (en) * | 2006-01-30 | 2010-10-27 | Okiセミコンダクタ株式会社 | Output circuit and display device using the same |
US20070290979A1 (en) * | 2006-06-15 | 2007-12-20 | Solomon Systech Limited | Source drive amplifier for flat panel display |
JP4360500B2 (en) * | 2006-08-16 | 2009-11-11 | Okiセミコンダクタ株式会社 | Drive circuit and drive device for liquid crystal display device |
CN101315746B (en) * | 2007-05-29 | 2012-06-27 | 联詠科技股份有限公司 | Control signal generation method and device of display panel driving mechanism |
US7812667B2 (en) * | 2008-03-10 | 2010-10-12 | Qualcomm Incorporated | System and method of enabling a signal processing device in a relatively fast manner to process a low duty cycle signal |
US8275343B2 (en) | 2008-03-10 | 2012-09-25 | Qualcomm Incorporated | System and method of using residual voltage from a prior operation to establish a bias voltage for a subsequent operation |
US20090284317A1 (en) * | 2008-05-16 | 2009-11-19 | Ching-Chung Lee | Source driver of a display, operational amplifier, and method for controlling the operational amplifier thereof |
TWI474305B (en) * | 2008-07-31 | 2015-02-21 | Sitronix Technology Corp | The polarity switching structure of point conversion system |
US8368673B2 (en) * | 2008-09-30 | 2013-02-05 | Himax Technologies Limited | Output buffer and source driver using the same |
JP4764493B2 (en) | 2009-04-22 | 2011-09-07 | ルネサスエレクトロニクス株式会社 | Semiconductor device and data driver of display device using the same |
CN102142820B (en) * | 2010-02-03 | 2013-01-30 | 联咏科技股份有限公司 | Double-channel operational amplifier circuit |
KR102496120B1 (en) * | 2016-02-26 | 2023-02-06 | 주식회사 엘엑스세미콘 | Display driving device |
CN108665839B (en) * | 2017-03-31 | 2021-04-23 | 奇景光电股份有限公司 | Source driver and display device |
CN112349234B (en) * | 2019-08-09 | 2024-04-26 | 奇景光电股份有限公司 | Source driver and output buffer thereof |
KR20230023238A (en) | 2021-08-10 | 2023-02-17 | 삼성전자주식회사 | Display driver integrated circuit and method of operating thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5467090A (en) * | 1992-04-30 | 1995-11-14 | Hewlett-Packard Company | Serial processing circuits with serial chaining |
US5917378A (en) * | 1997-06-27 | 1999-06-29 | Industrial Technology Research Institute | Rail-to-rail type of operational amplifier with a low offset voltage achieved by mixed compensation |
US6377121B1 (en) * | 2000-09-29 | 2002-04-23 | Intel Corporation | Dynamic cascoding technique for operational amplifiers |
US6559821B2 (en) * | 1997-10-24 | 2003-05-06 | Canon Kabushiki Kaisha | Matrix substrate and liquid crystal display as well as projector using the same |
-
2001
- 2001-04-26 CN CN01115458.6A patent/CN1212598C/en not_active Expired - Fee Related
- 2001-06-28 US US09/892,759 patent/US6731170B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5467090A (en) * | 1992-04-30 | 1995-11-14 | Hewlett-Packard Company | Serial processing circuits with serial chaining |
US5917378A (en) * | 1997-06-27 | 1999-06-29 | Industrial Technology Research Institute | Rail-to-rail type of operational amplifier with a low offset voltage achieved by mixed compensation |
US6559821B2 (en) * | 1997-10-24 | 2003-05-06 | Canon Kabushiki Kaisha | Matrix substrate and liquid crystal display as well as projector using the same |
US6377121B1 (en) * | 2000-09-29 | 2002-04-23 | Intel Corporation | Dynamic cascoding technique for operational amplifiers |
Cited By (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9190425B2 (en) | 2002-12-25 | 2015-11-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US11217200B2 (en) | 2002-12-25 | 2022-01-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US10867576B2 (en) | 2002-12-25 | 2020-12-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US20100309177A1 (en) * | 2002-12-25 | 2010-12-09 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Device, and Display Device and Electronic Device Utilizing the Same |
US20110007044A1 (en) * | 2002-12-25 | 2011-01-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor Device, and Display Device and Electronic Device Utilizing the Same |
US8044906B2 (en) | 2002-12-25 | 2011-10-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US10373581B2 (en) | 2002-12-25 | 2019-08-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US8059078B2 (en) * | 2002-12-25 | 2011-11-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US10121448B2 (en) | 2002-12-25 | 2018-11-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US8456402B2 (en) | 2002-12-25 | 2013-06-04 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US9881582B2 (en) | 2002-12-25 | 2018-01-30 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US9640135B2 (en) | 2002-12-25 | 2017-05-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US8823620B2 (en) | 2002-12-25 | 2014-09-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, and display device and electronic device utilizing the same |
US10311960B2 (en) | 2005-10-18 | 2019-06-04 | Semiconductor Energy Laboratory Co., Ltd. | Shift register, semiconductor device, display device, and electronic device |
US11699497B2 (en) | 2005-10-18 | 2023-07-11 | Semiconductor Energy Laboratory Co., Ltd. | Shift register, semiconductor device, display device, and electronic device |
US9646714B2 (en) | 2005-10-18 | 2017-05-09 | Semiconductor Energy Laboratory Co., Ltd. | Shift register, semiconductor device, display device, and electronic device |
US12002529B2 (en) | 2005-10-18 | 2024-06-04 | Semiconductor Energy Laboratory Co., Ltd. | Shift register, semiconductor device, display device, and electronic device |
US20100026619A1 (en) * | 2005-10-18 | 2010-02-04 | Semiconductor Energy Laboratory Co., Ltd. | Shift register, semiconductor device, display device, and electronic device |
US9153341B2 (en) | 2005-10-18 | 2015-10-06 | Semiconductor Energy Laboratory Co., Ltd. | Shift register, semiconductor device, display device, and electronic device |
US11011244B2 (en) | 2005-10-18 | 2021-05-18 | Semiconductor Energy Laboratory Co., Ltd. | Shift register, semiconductor device, display device, and electronic device |
US20100287317A1 (en) * | 2009-05-05 | 2010-11-11 | Wan-Hsiang Shen | Source Driver System Having an Integrated Data Bus for Displays |
US20100309181A1 (en) * | 2009-06-08 | 2010-12-09 | Wan-Hsiang Shen | Integrated and Simplified Source Driver System for Displays |
US8520033B2 (en) * | 2010-04-21 | 2013-08-27 | Himax Technologies Limited | Source driver of image display systems and methods for driving pixel array |
US20110261041A1 (en) * | 2010-04-21 | 2011-10-27 | Himax Technologies Limted | Image display systems and methods for driving pixel array |
US20120154189A1 (en) * | 2010-12-16 | 2012-06-21 | Electronics And Telecommunications Reasearch Institute | Current switch driving circuit and digital to analog converter |
US8542139B2 (en) * | 2010-12-16 | 2013-09-24 | Electronics And Telecommunications Research Institute | Current switch driving circuit and digital to analog converter |
US11796886B2 (en) | 2012-04-17 | 2023-10-24 | View, Inc. | Controller for optically-switchable windows |
US10809589B2 (en) | 2012-04-17 | 2020-10-20 | View, Inc. | Controller for optically-switchable windows |
US11796885B2 (en) | 2012-04-17 | 2023-10-24 | View, Inc. | Controller for optically-switchable windows |
US10539456B2 (en) | 2014-09-29 | 2020-01-21 | View, Inc. | Combi-sensor systems |
US11709409B2 (en) | 2015-10-06 | 2023-07-25 | View, Inc. | Controllers for optically-switchable devices |
US11237449B2 (en) | 2015-10-06 | 2022-02-01 | View, Inc. | Controllers for optically-switchable devices |
US11300848B2 (en) | 2015-10-06 | 2022-04-12 | View, Inc. | Controllers for optically-switchable devices |
US11175178B2 (en) | 2015-10-06 | 2021-11-16 | View, Inc. | Adjusting window tint based at least in part on sensed sun radiation |
US11740529B2 (en) | 2015-10-06 | 2023-08-29 | View, Inc. | Controllers for optically-switchable devices |
US10809587B2 (en) | 2015-10-06 | 2020-10-20 | View, Inc. | Controllers for optically-switchable devices |
US10690540B2 (en) | 2015-10-06 | 2020-06-23 | View, Inc. | Multi-sensor having a light diffusing element around a periphery of a ring of photosensors |
EP3422095A1 (en) * | 2015-10-06 | 2019-01-02 | View, Inc. | Multi-sensor |
US11750594B2 (en) | 2020-03-26 | 2023-09-05 | View, Inc. | Access and messaging in a multi client network |
US11882111B2 (en) | 2020-03-26 | 2024-01-23 | View, Inc. | Access and messaging in a multi client network |
US11631493B2 (en) | 2020-05-27 | 2023-04-18 | View Operating Corporation | Systems and methods for managing building wellness |
CN112865710A (en) * | 2021-01-21 | 2021-05-28 | 苏州大学 | Folding type cascode structure fully-differential operational amplifier |
Also Published As
Publication number | Publication date |
---|---|
CN1383123A (en) | 2002-12-04 |
CN1212598C (en) | 2005-07-27 |
US6731170B2 (en) | 2004-05-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6731170B2 (en) | Source drive amplifier of a liquid crystal display | |
US8390609B2 (en) | Differential amplifier and drive circuit of display device using the same | |
US7495512B2 (en) | Differential amplifier, data driver and display device | |
JP4614704B2 (en) | Differential amplifier, data driver and display device | |
US8274504B2 (en) | Output amplifier circuit and data driver of display device using the same | |
US6567327B2 (en) | Driving circuit, charge/discharge circuit and the like | |
US7443239B2 (en) | Differential amplifier, data driver and display device | |
US7903078B2 (en) | Data driver and display device | |
US20080180174A1 (en) | Output buffer with a controlled slew rate offset and source driver including the same | |
US20110242145A1 (en) | Display device, differential amplifier, and data line drive method for display device | |
US8581894B2 (en) | Output circuit, data driver and display device | |
CN101951233A (en) | Difference class ab ammplifier circuit, drive circuit and display unit | |
JP4408715B2 (en) | Driving circuit and processing circuit | |
US8149054B2 (en) | Operational amplifier | |
US8310428B2 (en) | Display panel driving voltage output circuit | |
US8294653B2 (en) | Display panel driving voltage output circuit | |
JP4672655B2 (en) | Operational amplifier with constant offset and apparatus comprising such an operational amplifier | |
KR100922926B1 (en) | LCD Driver IC and Method for Operating the same | |
JP2004350256A (en) | Offset compensation circuit, drive circuit with offset-compensation function using the same, and liquid-crystal display device | |
JP4040266B2 (en) | Source drive amplifier for liquid crystal display | |
TW559753B (en) | Source driving amplifier of LCD |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SUNPLUS TECHNOLOGY CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JUANG, DAR-CHANG;REEL/FRAME:011976/0119 Effective date: 20010612 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20160504 |