CN102142820B - Double-channel operational amplifier circuit - Google Patents
Double-channel operational amplifier circuit Download PDFInfo
- Publication number
- CN102142820B CN102142820B CN 201010119831 CN201010119831A CN102142820B CN 102142820 B CN102142820 B CN 102142820B CN 201010119831 CN201010119831 CN 201010119831 CN 201010119831 A CN201010119831 A CN 201010119831A CN 102142820 B CN102142820 B CN 102142820B
- Authority
- CN
- China
- Prior art keywords
- stage
- operational amplifier
- operating voltage
- gain
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The invention relates to a double-channel operational amplifier circuit which comprises a first operational amplifier and a second operational amplifier. The second operational amplifier and the first operational amplifier are operated under a half-voltage operation mode; in a first frame of time interval, the double-channel operation amplifier switches operation voltage ranges of a first input level, a first gain level and a first output level to be between a working voltage and a half-working-voltage and switches operation voltage ranges of a second input level, a second gain level and a second output level to be between the half-working-voltage and a grounding level; in the second frame of time interval, the double-channel operational amplifier switches the operation voltage range of the second input level and the second gain level to be between the working voltage and the half-working-voltage and switches the operation voltage ranges of the first input level and the first gain level between the half-working-voltage and the grounding voltage.
Description
Technical field
The relevant a kind of double-channel operational amplifier circuit of the present invention, and particularly relevant a kind of low power consumption and can avoid showing unusual double-channel operational amplifier circuit.
Background technology
Operational amplifier in the conventional source driver can be classified as half press operation pattern or the total head operation behaviour formula of operating in.Please refer to Fig. 1, it illustrates the schematic diagram of conventional operation amplifier circuit under half press operation pattern.Based on the needs of liquid crystal display polarity conversion, operation amplifier circuit 100 need be exported the data of opposed polarity to node N1 and N2 in different frame (frame) period.In one first frame period FP1, positive polarity data PS exports node N1 to by one first input stage 112, one first gain stage 114 and one first output stage 116, and negative polarity data NS exports node N2 to by one second input stage 122, one second gain stage 124 and one second output stage 126.
In one second frame period FP2, positive polarity data PS exports node N2 to by the first input stage 112, the first gain stage 114 and the first output stage 116, and negative polarity data NS exports node N1 to by the second input stage 122, the second gain stage 124 and the second output stage 126.Yet for single node, positive polarity data and negative polarity data are to process by different input stages and gain stage respectively to cause different variation (offset).Thus, when carrying out the polarity conversion, can produce error, so that liquid crystal display produces the phenomenon of flicker, need extra compensation mechanism just can deal with problems.
Please refer to Fig. 2, it illustrates the schematic diagram of conventional operation amplifier circuit under the total head operator scheme.Based on the needs of liquid crystal display polarity conversion, operation amplifier circuit 200 need be exported the data of opposed polarity to node N1 and N2 in the different frame period.In the first frame period FP1, positive polarity data PS exports node N1 to by one first input stage 212, one first gain stage 214 and one first output stage 216, and negative polarity data NS exports node N2 to by one second input stage 222, one second gain stage 224 and one second output stage 226.
In the second frame period FP2, positive polarity data PS exports node N2 to by the second input stage 222, the second gain stage 224 and the first output stage 216, and negative polarity data NS exports node N1 to by the first input stage 212, the first gain stage 214 and the second output stage 226.Thus, for single node, positive polarity data and negative polarity data are to process by identical input stage and gain stage respectively, therefore can not produce the problem of variation.Yet owing to adopting the total head operation, the first output stage 212 and the second output stage 222 can't be shared electric current, and the first gain stage 214 and the second gain stage 224 can't be shared electric current, so will cause current drain larger.
Summary of the invention
The purpose of this invention is to provide a kind of double-channel operational amplifier circuit, by so that the opposed polarity data of single rice delivery egress process by identical input stage and gain stage, therefore avoided showing unusual problem, and by diverter switch so that double-channel operational amplifier circuit operate under the half press operation pattern, therefore can save the consumption of electric current.
According to a first aspect of the invention, propose a kind of double-channel operational amplifier circuit, comprise one first operational amplifier and one second operational amplifier.The first operational amplifier has one first input stage, one first gain stage and one first output stage.The second operational amplifier has one second input stage, one second gain stage and one second output stage.The second operational amplifier and the first operational amplifier are to operate under half press operation pattern.Wherein, in one first frame period, the two-way operational amplifier switches the first input stage, the operating voltage range of the first gain stage and the first output stage is that an operating voltage is between half operating voltage, so that a positive signal is by the first input stage, the first gain stage and the first output stage export a first node to, and the two-way operational amplifier switches the second input stage, the operating voltage range of the second gain stage and the second output stage is between half operating voltage to a ground voltage, so that a negative polarity signal is by the second input stage, the second gain stage and the second output stage export a Section Point to.Wherein, in one second frame period, the operating voltage range that the two-way operational amplifier switches the second input stage, the second gain stage and the first output stage is between operating voltage to half operating voltage, so that positive signal exports Section Point to by the second input stage, the second gain stage and the first output stage, and the operating voltage range that the two-way operational amplifier switches the first input stage, the first gain stage and the second output stage is that half operating voltage is between the ground voltage, so that the negative polarity signal exports first node to by the first input stage, the first gain stage and the second output stage.
Description of drawings
For foregoing of the present invention can be become apparent, below in conjunction with accompanying drawing preferred embodiment of the present invention is elaborated, wherein:
Fig. 1 illustrates the schematic diagram of conventional operation amplifier circuit under half press operation pattern.
Fig. 2 illustrates the schematic diagram of conventional operation amplifier circuit under the total head operator scheme.
Fig. 3 illustrates the schematic diagram according to the double-channel operational amplifier circuit of preferred embodiment of the present invention.
Fig. 4 A and Fig. 4 B are the circuit diagrams according to the double-channel operational amplifier circuit of preferred embodiment of the present invention.
Embodiment
The present invention proposes a kind of double-channel operational amplifier circuit, by so that the opposed polarity data of single rice delivery egress process by identical input stage and gain stage, therefore avoided showing unusual problem, and by diverter switch so that double-channel operational amplifier circuit operate under the half press operation pattern, therefore can save the consumption of electric current.
Please refer to Fig. 3, it illustrates the schematic diagram according to the double-channel operational amplifier circuit of preferred embodiment of the present invention.Double-channel operational amplifier circuit 300 comprises one first operational amplifier and one second operational amplifier.The first operational amplifier has one first input stage 312, one first gain stage 314 and one first output stage 316.The second operational amplifier has one second input stage 322, one second gain stage 324 and one second output stage 326.Double-channel operational amplifier circuit 300 is so that the second operational amplifier and the first operational amplifier operate under half press operation pattern.
Double-channel operational amplifier circuit 300 for example is applied in the source electrode driver of liquid crystal display.Based on the needs of liquid crystal display polarity conversion, operation amplifier circuit 300 need be exported the data of opposed polarity to node N1 and N2 in the different frame period.
In one first frame period FP1, the operating voltage range that two-way operational amplifier 300 switches the first input stage 312, the first gain stage 314 and the first output stage 316 is that an operating voltage VDD is between half operating voltage VDD/2, so that a positive signal PS exports node N1 to by the first input stage 312, the first gain stage 314 and the first output stage 316.Simultaneously, the operating voltage range that two-way operational amplifier 300 switches the second input stage 322, the second gain stage 324 and the second output stage 326 is between half operating voltage VDD/2 to the ground voltage GND, so that a negative polarity signal NS exports node N2 to by the second input stage 322, the second gain stage 324 and the second output stage 326.
Afterwards, in one second frame period FP2, the operating voltage range that two-way operational amplifier 300 switches the second input stage 322, the second gain stage 324 and the first output stage 316 is between operating voltage VDD to the half operating voltage VDD/2, so that positive signal PS exports node N2 to by the second input stage 322, the second gain stage 324 and the first output stage 316.Thus, the negative polarity signal NS of node N2 and positive signal PS are processed and can not be produced the problem of variation by the second identical input stage 322 and the second gain stage 324, and all are the output stage output by identical polar.
Simultaneously, in the second frame period FP2, the operating voltage range that two-way operational amplifier 300 also switches the first input stage 312, the first gain stage 314 and the second output stage 326 is that half operating voltage VDD/2 is between the ground voltage GND, so that negative polarity signal NS exports node N1 to by the first input stage 312, the first gain stage 314 and the second output stage 326.Thus, the positive signal PS of node N1 and negative polarity signal NS are processed and can not be produced the problem of variation by the first identical input stage 312 and the first gain stage 314, and all are the output stage output by identical polar.
In addition, because the first input stage 312 and the second input stage 322 are to be in half press operation pattern, therefore both can share electric current.In like manner, the first gain stage 314 and the second gain stage 324 are to be in half press operation pattern, therefore both can also share electric current; The first output stage 316 and the second output stage 326 are to be in half press operation pattern, therefore both can also share electric current.Thus, the two-way operational amplifier 300 of the present invention consumption that can save electric current.
Please refer to Fig. 4 A and Fig. 4 B, it illustrates the circuit diagram according to the double-channel operational amplifier circuit of preferred embodiment of the present invention.In Fig. 4 A and Fig. 4 B, double-channel operational amplifier circuit 300 also comprises a plurality of the first switch φ 1, a plurality of second switch φ 2, a plurality of the 3rd switch φ 3 and a plurality of the 4th switch φ 4.Double-channel operational amplifier circuit 300 is in fact to reach the operating voltage range that switches the first input stage 312, the first gain stage 314, the first output stage 316, the second input stage 322, the second gain stage 324 and the second output stage 326 by these a plurality of switch φ 1～φ 4.
In the first frame period FP1, a plurality of the first switch φ 1 conducting and a plurality of second switch φ 2 cut-offs, so that the operating voltage range of the first input stage 312, the first gain stage 314, the first output stage 316 is between operating voltage VDD to the half operating voltage VDD/2, and the operating voltage range of the second input stage 322, the second gain stage 324 and the second output stage 326 is that half operating voltage VDD/2 is between the ground voltage GND.Simultaneously, a plurality of the 3rd switch φ 3 conductings and a plurality of the 4th switch φ 4 cut-offs, so that the first output stage 316 is coupled to node N1, and the second output stage 326 is coupled to node N2.
Wherein, in the second frame period FP2, a plurality of the first switch φ 1 cut-off and a plurality of second switch φ 2 conductings, so that the second input stage 322, the operating voltage range of the second gain stage 324 and the first output stage 316 is between operating voltage VDD to the half operating voltage VDD/2, and the first input stage 312, the operating voltage range of the first gain stage 314 and the second output stage 326 is that half operating voltage VDD/2 is between the ground voltage GND, a plurality of the 3rd switch φ 3 cut-off and a plurality of the 4th switch φ 4 conductings, so that the first output stage 316 is coupled to node N2, and the second output stage 326 is coupled to node N1.
The disclosed double-channel operational amplifier circuit of the above embodiment of the present invention has multiple advantages, below only enumerates the part advantage and is described as follows:
Double-channel operational amplifier circuit of the present invention, receive positive polarity data and negative polarity data by input stage and the gain stage of utilizing single operational amplifier, when carrying out the polarity conversion, switch simultaneously input stage and gain stage to the operating voltage range of identical polar, and switch to the output stage of identical polar, therefore get so that the opposed polarity data of single rice delivery egress are processed by identical input stage and gain stage, avoid the demonstration abnormal problem that causes because of variation, and do not need extra compensation mechanism.In addition because by diverter switch so that the input stage of double-channel operational amplifier circuit, gain stage and output stage all operate under the half press operation pattern, therefore can save the consumption of electric current.
In sum, although the present invention with preferred embodiment exposure as above, yet it is not to limit the present invention.The persond having ordinary knowledge in the technical field of the present invention, without departing from the spirit and scope of the present invention, when doing the various changes that are equal to or replacement.Therefore, protection scope of the present invention is when looking accompanying being as the criterion that the application's claim scope defines.
Claims (1)
1. double-channel operational amplifier circuit comprises:
One first operational amplifier has one first input stage, one first gain stage and one first output stage; And
One second operational amplifier has one second input stage, one second gain stage and one second output stage, and this second operational amplifier and this first operational amplifier are to operate under half press operation pattern;
A plurality of the first switches, a plurality of second switch, a plurality of the 3rd switch and a plurality of the 4th switch;
Wherein, in one first frame period, these first switch conductions and the cut-off of these second switches, this two-way operational amplifier switches this first input stage, the operating voltage range of this first gain stage and this first output stage is that an operating voltage is between half operating voltage, so that a positive signal is by this first input stage, this first gain stage and this first output stage export a first node to, these the 3rd switch conductions and the cut-off of these the 4th switches, this two-way operational amplifier switches this second input stage, the operating voltage range of this second gain stage and this second output stage is between this half operating voltage to a ground voltage, so that a negative polarity signal is by this second input stage, this second gain stage and this second output stage export a Section Point to;
Wherein, in one second frame period, these cut-off of the first switch and these second switch conductings, this two-way operational amplifier switches this second input stage, the operating voltage range of this second gain stage and this first output stage is that this operating voltage is between this half operating voltage, so that this positive signal is by this second input stage, this second gain stage and this first output stage export this Section Point to, these cut-off of the 3rd switch and these the 4th switch conductions, this two-way operational amplifier switches this first input stage, the operating voltage range of this first gain stage and this second output stage is that this half operating voltage is between this ground voltage, so that this negative polarity signal is by this first input stage, this first gain stage and this second output stage export this first node to.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010119831 CN102142820B (en) | 2010-02-03 | 2010-02-03 | Double-channel operational amplifier circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010119831 CN102142820B (en) | 2010-02-03 | 2010-02-03 | Double-channel operational amplifier circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102142820A CN102142820A (en) | 2011-08-03 |
| CN102142820B true CN102142820B (en) | 2013-01-30 |
Family
ID=44410102
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010119831 Expired - Fee Related CN102142820B (en) | 2010-02-03 | 2010-02-03 | Double-channel operational amplifier circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102142820B (en) |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3759394B2 (en) * | 2000-09-29 | 2006-03-22 | 株式会社東芝 | Liquid crystal drive circuit and load drive circuit |
| CN1212598C (en) * | 2001-04-26 | 2005-07-27 | 凌阳科技股份有限公司 | Source drive amplifier of LCD |
| US20070290979A1 (en) * | 2006-06-15 | 2007-12-20 | Solomon Systech Limited | Source drive amplifier for flat panel display |
| TWI333324B (en) * | 2007-05-04 | 2010-11-11 | Novatek Microelectronics Corp | Operation amplifier and circuit for providing dynamic current thereof |
-
2010
- 2010-02-03 CN CN 201010119831 patent/CN102142820B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN102142820A (en) | 2011-08-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8044950B2 (en) | Driver circuit usable for display panel | |
| JP2008102211A5 (en) | ||
| US20160189652A1 (en) | Scan driving circuit | |
| WO2010027222A3 (en) | Amplifier including dithering switch, and display driving circuit using the amplifier | |
| WO2009051361A3 (en) | Output voltage amplifier and driving device of liquid crystal display using the same | |
| US8890787B2 (en) | Panel driving device having a source driving circuit, and liquid crystal display apparatus having the same | |
| JP2010004025A5 (en) | ||
| CN104518776A (en) | Level shifter of driving circuit and operation method thereof | |
| CN111381733A (en) | Current-driven touch sensing device | |
| TW201419753A (en) | Operational amplifier circuit | |
| TWI469116B (en) | Load driving apparatus and method thereof | |
| TW200632845A (en) | Circuit and method for driving display panel | |
| CN102142820B (en) | Double-channel operational amplifier circuit | |
| CN210274016U (en) | Switching circuit, device and system based on switching circuit | |
| CN103296947A (en) | Motor driving circuit, motor driving method and application equipment of motor driving method | |
| US8866466B2 (en) | Power generating circuit and switching circuit | |
| TW200701158A (en) | Multi-mode switch for plasma display panel | |
| CN109584781B (en) | Gamma operational amplifier and driving circuit | |
| CN103825567B (en) | Operation amplifier circuit | |
| JP2012114610A (en) | Electronic circuit | |
| US9374047B2 (en) | Buffer circuit | |
| US20200366302A1 (en) | Low power current steering digital-to-analog converter | |
| CN204362015U (en) | A kind of switching circuit with delay power function | |
| CN114826231B (en) | Field-effect transistor drive circuit and electronic device | |
| JP2013118566A (en) | Signal transmission circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130130 Termination date: 20140203 |