US20020053466A1 - Printed-Circuit board and a semiconductor module, and a manufacturing process of the semiconductor module - Google Patents

Printed-Circuit board and a semiconductor module, and a manufacturing process of the semiconductor module Download PDF

Info

Publication number
US20020053466A1
US20020053466A1 US09/504,712 US50471200A US2002053466A1 US 20020053466 A1 US20020053466 A1 US 20020053466A1 US 50471200 A US50471200 A US 50471200A US 2002053466 A1 US2002053466 A1 US 2002053466A1
Authority
US
United States
Prior art keywords
lands
semiconductor module
ball
circuit substrate
printed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/504,712
Other versions
US6441316B1 (en
Inventor
Masaaki Kusui
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Assigned to MITSUBISHI DENKI KABUSHIKI KAISHA reassignment MITSUBISHI DENKI KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KUSUI, MASAAKI
Publication of US20020053466A1 publication Critical patent/US20020053466A1/en
Application granted granted Critical
Publication of US6441316B1 publication Critical patent/US6441316B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/1012Auxiliary members for bump connectors, e.g. spacers
    • H01L2224/10152Auxiliary members for bump connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/10175Flow barriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • H01L2224/17104Disposition relative to the bonding areas, e.g. bond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26152Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/26175Flow barriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81385Shape, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12044OLED
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • H05K1/0269Marks, test patterns or identification means for visual or optical inspection
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09218Conductive traces
    • H05K2201/09281Layout details of a single conductor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/0989Coating free areas, e.g. areas other than pads or lands free of solder resist
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10734Ball grid array [BGA]; Bump grid array
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16Inspection; Monitoring; Aligning
    • H05K2203/163Monitoring a manufacturing process
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention relates to a printed-circuit board for receiving a semiconductor integrated circuit (IC) mounted thereon, and a semiconductor module including the semiconductor integrated circuit, and as well as to a manufacturing process of the semiconductor module.
  • IC semiconductor integrated circuit
  • the circuit substrate made of, for example, epoxy resin is provided with a plurality of isolated lands, each of which is aligned and connected, one to one correspondence, to the ball-like solder.
  • the land which is preformed of a film layer of, for instance, copper deposited on the circuit substrate is rounded so that it corresponds to the ball-like solder bump.
  • FIG. 10 shows a cross sectional view of the conventional semiconductor module receiving the IC with ball-like solders on the circuit substrate.
  • the circuit substrate 1 supports a plurality of lands 2 , each connected with associated wire 3 .
  • Both lands 2 and wires 3 are printed on the circuit substrate 1 .
  • the lands 2 are arrayed on the circuit substrate 1 corresponding, in number and in shape, to the ball-like solders provided on the opposing surface, i.e. the lower surface in the drawing, of the Integrated Circuit (IC) 4 .
  • a protection layer 6 made of photoresist is provided on the wires 3 , but not on the lands 3 to allow the lands 3 connected with ball-like solders on the IC 4 .
  • FIG. 10 also shows not only ball-like solders properly fused but also that improperly fused, which are designated by numerals 5 a and 5 b, respectively.
  • the properly fused ball-like solder 5 a is completely soldered and thereby extends across the entire surface of the land 3 .
  • the improperly fused ball-like solder 5 b is not completely soldered at its portion facing to the land 3 , leaving a space gap extending around the land 3 between the land 3 and the fused ball-like solder 5 b.
  • the improper soldering may bring a mal-function such as open circuit, significantly reducing the reliability of the semiconductor module 8 .
  • a test should be made to determine whether the soldering has been performed properly.
  • a plenty of ball-like solders 5 are provided two-dimensionally between the IC 4 and the circuit substrate 1 , it is difficult to determine the quality of the soldering by the visual inspection from the peripheral edge of the semiconductor module 8 . Therefore, many processes for determining the quality of the soldering have been developed including a fluoroscopic test in which X-rays is illuminated from above the IC 4 to image the configuration of the fused balls, determining whether ball-like solders 5 have been properly soldered.
  • FIG. 11 shows, in part, a photofluorographic image of the semiconductor module 8 , viewed from above thereof with a soft X-rays.
  • the ball-like solders 5 can be seen more clearly due to the reduced transmissivity thereof than others, as a cross-hatched portion, which are darker than the other portions (thus, the hatching is used only for exaggeration but not for indication of a cross-section.
  • JP-A 9-51017 discloses the lands 2 designed such that they have the diameter greater than, or the configuration different from those of the ball-like solders 5 .
  • This technique causes the reproduced image to show the configuration of the fused ball-like solders, allowing to readily judge whether the ball-like solders are properly soldered.
  • the present invention was made to solve the problems as aforementioned above, and the first purpose thereof is to provide a printed-circuit board, which can be easily inspected to determine the quality of the soldering when the IC with the ball-like solder of BGA, CSP or the like, is mounted on the circuit substrate, while allowing the high density mounting, even in the case where each land has approximately the same area as the ball-like solder.
  • the second purpose of the present invention is to provide a semiconductor module which can be easily inspected to determine the quality of the soldering when the IC with the ball-like solders of BGA or CSP etc., is mounted on the circuit substrate, while allowing the high reliability and the high density mounting.
  • the third purpose of the present invention is to provide a manufacturing process of the semiconductor module which can be easily inspected to determine the quality of the soldering when the IC with the ball-like solder of BGA, CSP or the like, is mounted on the circuit substrate, while allowing the high reliability and the high density mounting.
  • a printed-circuit board of the present invention comprises, a circuit substrate; a plurality of patterned wires formed on a surface of said circuit substrate; a plurality of lands, each land connected to at least one of said patterned wires through an end portion thereof; and a protection layer with a plurality of openings, covering the surface of said circuit substrate, wherein said land and said end portion connected thereto are exposed in the associated opening of said protection layer.
  • each of the end portions of said patterned wires is tapered away from one of said lands connected thereto.
  • a semiconductor module of the present invention comprises, a printed-circuit board, including a circuit substrate, a plurality of patterned wires formed on a surface of said circuit substrate, a plurality of lands, each land connected to at least one of said patterned wires through an end portion thereof; a semiconductor integrated circuit having a plurality of pins; and a plurality of ball-like solders formed on each of said pins to mount said semiconductor integrated circuit upon said printed-circuit board such that each of said ball-like solders is fused onto one of said lands and on the end portion of said patterned wires connected thereto.
  • the printed-circuit board further including a protection layer with a plurality of openings, covering the surface of said circuit substrate; wherein each of said lands and end portions are exposed in the associated opening of said protection layer.
  • each of the end portions of said patterned wires is tapered away from one of said lands connected thereto.
  • a process for manufacturing the semiconductor module of the present invention which comprises steps of: covering an entire surface of a circuit substrate with a protection layer, wherein a plurality of patterned wires and lands are formed on said circuit substrate such that each of said patterned wires are connected at least one of said lands through an end portion thereof; opening a plurality of openings within said protection layer, each of said lands and end portions being exposed therethrough; aligning and connecting ball-like solders of a semiconductor integrated circuit to said lands; fusing said ball-like solders onto said lands and end portions of said patterned wires connected thereto, by heating the semiconductor module; and inspecting a shape of soldering by fluoroscoping the semiconductor module with a X-rays.
  • the process for manufacturing the semiconductor module of the present invention further comprises steps of, removing said protection layer out after fusing said ball-like solders.
  • FIG. 1 is a top plan view of the printed-circuit board according to Embodiment 1 of the present invention.
  • FIGS. 2 to 5 are cross sectional views each showing the manufacturing processes of the semiconductor module according to Embodiment 1 of the present invention.
  • FIG. 6 is a photofluorographic top view showing the manufacturing process of the semiconductor module according to Embodiment 1 of the present invention.
  • FIG. 7 is a top plan view of the printed-circuit board according to Embodiment 2 of the present invention.
  • FIG. 8 is a photofluorographic top plan view showing the manufacturing process of the semiconductor module according to Embodiment 2 of the present invention.
  • FIG. 9 is a cross sectional view showing the semiconductor module according to Embodiment 3 of the present invention.
  • FIG. 10 is a cross sectional view showing the prior art semiconductor module.
  • FIG. 11 is a cross sectional view showing the manufacturing process of the prior art semiconductor module.
  • the printed-circuit board 9 preferably made of, for example, epoxy comprises a circuit substrate 1 supporting a plurality of lands 2 and patterned wires 3 .
  • the lands 2 are electrically connected with associated patterned wires 3 .
  • the lands 2 are arrayed on the circuit substrate 1 in the same manner as solders 5 prepared in the form of balls on an IC board 4 .
  • the printed-circuit board 9 also comprises a photoresist layer 6 for the protection of the circuits on the substrate 1 . In this case, however, the lands 2 and end portions 3 a of the patterned wires 3 are exposed to air for their electric connections with the associated ball-like solders 5 on the IC board 4 to form a semiconductor module 8 .
  • FIGS. 2 to 5 show respective cross sectional views taken along lines X-X′ in FIG. 1.
  • the details are described hereinafter with regard to the manufacturing process of the semiconductor module 8 .
  • prepared is the printed-circuit board 9 as illustrated in and described with FIG. 1, including the substrate 1 which supports the lands 2 , patterned wires 3 each electrically connected to the associated lands 2 , and coated photoresist layer 6 .
  • the top surfaces of the lands 2 are coated with a solder paste layer 10 by the conventional printing technique.
  • the IC board 4 is placed on the board 9 .
  • the IC board 4 is provided at its one surface to be faced against the board 9 with a number of ball-like solders 5 made of conventional soldering material.
  • the solders 5 are arrayed in the same manner as the lands 2 in the board 9 .
  • each of the solders 5 is sized so that, when properly fused on the land 2 , it could extend across the entire surface of the land 2 to the portion 3 a of the wire 3 .
  • the assembled IC 4 and board 9 are placed in a heating chamber of a furnace, for example, re-flowing furnace. This causes the ball-like solder 5 as well as the soldering paste 10 to melt on the lands 2 , electrically connecting the melted solder 5 with the associated circuit portion provided on the IC board 4 .
  • the resultant semiconductor module 8 is illustrated in FIG. 5.
  • FIG. 5 also shows not only properly melted solders designated at 5 a but also improperly melted solders designated at 5 b .
  • the properly melted solder 5 a covers not only on the entire surface of the land 2 but also on the portions 3 a of the wire 3 in the opening 7 , due to a good affinity of between the land 2 and the wire 3 , both made of the same material.
  • the substrate 1 exposed outside the land 2 and the portion 3 a of the wire 3 in the opening 7 is made of material capable of repelling against the melted solder 5 a , preventing the melted solder 5 a from flowing beyond the peripheral of the land 2 and the end portion 3 a onto surface of the substrate 1 .
  • the improperly melted solder 5 b since it has not completely melted, contacts only a part of the surface of the land 2 to form a space gap at its periphery and does not extend onto the portion 3 a of the wire 3 , which can result in a defect in the communication.
  • FIG. 6 shows in part a resultant photofluorographic image of the semiconductor module.
  • the melted solder is shown with a cross-hatching.
  • the image clearly shows that the properly melted solder 5 a extends onto the end portion 3 a of the patterned wire 3 connected to the land 2 .
  • the image also shows that the improperly melted solder does not reach the end portion 3 a . Therefore, whether the solder has been melted properly can be determined by viewing the existence of the melted solder on the end portion 3 a even when the improperly melted solder would cover the entire surface of the land 2 .
  • the soldering connection in the semiconductor module can easily be tested, which results in a highly reliable semiconductor module. Also, this allows the land to be reduced in size down to the melted solder, eliminating the space for the land 2 on the printed-circuit board 9 . Advantageously, this in turn reduces the restrictions in the designing of the wires to be patterned. Also, a semiconductor module in which a greater number of ICs can be mounted in a small area can be provided. Further, the land can be in the form of circle corresponding to the ball-like solder, which allows the existing masks to be used and the mask to be aligned with great ease.
  • the semiconductor module 8 according to the second embodiment will be described.
  • the end portion 3 a of the patterned wire 3 is tapered away from the land 2 , although it is designed to have a constant width in the first embodiment.
  • Other parts or portions of the module are similar to those in the first embodiment and therefore no further description will be made thereto.
  • the melted solder can easily flow across the end portion 3 a .
  • the tapered end portion 3 a also permits another portion of the wire 3 connected to the end portion 3 a to be narrowed. On the other hand, the end portion 3 a can be widened at its connecting end with the land 2 . This reduces a required area for the wires on the circuit board to provide a high density semiconductor module without decreasing the viewability of the end portions 3 a at the fluorographic inspection.
  • the photoresist layer 6 is still remained even after the IC board 4 has been mounted on the circuit substrate 1 . Contrary to this, in a resultant semiconductor module according to Embodiment 3 shown in FIG. 9, no photoresist layer exists. Other parts or portions of the module are similar to those in the first embodiment and therefore no further description will be made thereto.
  • the additional process includes a step for bathing the semiconductor module into the organic solvent for removing the photoresist layer after the refolwing step.
  • the semiconductor module so constructed eases the inspection of the quality of the soldered connection and results in a highly reliable semiconductor module with a simple manner.
  • the opening 7 in the substrate 1 is in the form of circle, it may be other configuration such as square and rectangular.
  • the land 2 may be other configuration such as rectangular and circle with any deformation or deformations.
  • the lands 2 and the patterned wires 3 may be made of the same or different materials, and they may have the same or different thicknesses.
  • the protection layer of photoresist 6 may be made of other materials such as polytetrafluoroethylene which can function as a mask for the melted solder.
  • the print-circuit board of the present invention can easily be tested for determining its soldering quality, and also can receive a number of ICs in high density.
  • a highly reliable semiconductor module can be provided with the simple process.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)
  • Wire Bonding (AREA)

Abstract

A printed-circuit board of the present invention, comprises a circuit substrate 1; a plurality of patterned wires 3 formed on a surface of said circuit substrate 1; a plurality of lands 2, each land 2 connected to at least one of said patterned wires 3 through an end portion 3 a thereof; and a protection layer 6 with a plurality of openings 7, covering the surface of said circuit substrate 1, wherein said land 2 and said end portion 3 a connected thereto are exposed in the associated opening 7 of said protection layer 6.

Description

    BACKGROUND OF THE INVENTION
  • 1) Technical Field of the Invention [0001]
  • The present invention relates to a printed-circuit board for receiving a semiconductor integrated circuit (IC) mounted thereon, and a semiconductor module including the semiconductor integrated circuit, and as well as to a manufacturing process of the semiconductor module. [0002]
  • 2) Description of the Related Art [0003]
  • In the case where the IC having a plurality of pins provided with a ball-like solder or a solder bump is mounted on a circuit substrate using a packaging technology such as BGA (ball grid array) and CSP (chip scale package), the circuit substrate made of, for example, epoxy resin is provided with a plurality of isolated lands, each of which is aligned and connected, one to one correspondence, to the ball-like solder. The land, which is preformed of a film layer of, for instance, copper deposited on the circuit substrate is rounded so that it corresponds to the ball-like solder bump. [0004]
  • FIG. 10 shows a cross sectional view of the conventional semiconductor module receiving the IC with ball-like solders on the circuit substrate. In this drawing, the [0005] circuit substrate 1 supports a plurality of lands 2, each connected with associated wire 3. Both lands 2 and wires 3 are printed on the circuit substrate 1. The lands 2 are arrayed on the circuit substrate 1 corresponding, in number and in shape, to the ball-like solders provided on the opposing surface, i.e. the lower surface in the drawing, of the Integrated Circuit (IC) 4. Also, a protection layer 6 made of photoresist is provided on the wires 3, but not on the lands 3 to allow the lands 3 connected with ball-like solders on the IC 4.
  • For better understanding the problems to be solved by the present invention, FIG. 10 also shows not only ball-like solders properly fused but also that improperly fused, which are designated by [0006] numerals 5 a and 5 b, respectively. As shown, the properly fused ball-like solder 5 a is completely soldered and thereby extends across the entire surface of the land 3. Meanwhile the improperly fused ball-like solder 5 b is not completely soldered at its portion facing to the land 3, leaving a space gap extending around the land 3 between the land 3 and the fused ball-like solder 5 b.
  • The improper soldering may bring a mal-function such as open circuit, significantly reducing the reliability of the [0007] semiconductor module 8. Thus, after soldering, a test should be made to determine whether the soldering has been performed properly. However, since a plenty of ball-like solders 5 are provided two-dimensionally between the IC 4 and the circuit substrate 1, it is difficult to determine the quality of the soldering by the visual inspection from the peripheral edge of the semiconductor module 8. Therefore, many processes for determining the quality of the soldering have been developed including a fluoroscopic test in which X-rays is illuminated from above the IC 4 to image the configuration of the fused balls, determining whether ball-like solders 5 have been properly soldered.
  • FIG. 11 shows, in part, a photofluorographic image of the [0008] semiconductor module 8, viewed from above thereof with a soft X-rays. As shown in an exaggerated fashion, the ball-like solders 5 can be seen more clearly due to the reduced transmissivity thereof than others, as a cross-hatched portion, which are darker than the other portions (thus, the hatching is used only for exaggeration but not for indication of a cross-section.
  • However, where the [0009] module 8 is designed so that the ball-like solders 5 and the lands 2 on the circuit substrate 1 have substantially the same diameter, the images of the properly fused ball-like solders 5 a can be hardly distinguished from those of the improperly fused ball-like solders 5 b even by the fluoroscopic test from above thereof, because both images look same configurations as shown in FIG. 11.
  • To solve this problem, the prior arts, such as JP-A 9-51017, and JP-A 11-4067 disclose the [0010] lands 2 designed such that they have the diameter greater than, or the configuration different from those of the ball-like solders 5.
  • This technique causes the reproduced image to show the configuration of the fused ball-like solders, allowing to readily judge whether the ball-like solders are properly soldered. [0011]
  • Disadvantageously, this requires a larger area of the [0012] lands 5 on the circuit substrate 1 therefor, which provides a great restriction in patterning the wires 3 on the circuit substrate 1. Also the larger lands 5 provides another restriction in reducing the intervals of the adjacent ball-like solders 5 in accordance with the miniaturization of IC 4 and the increase of pins, which are normally required in the highly integrated circuit.
  • SUMMARY OF THE INVENTION
  • Therefore, the present invention was made to solve the problems as aforementioned above, and the first purpose thereof is to provide a printed-circuit board, which can be easily inspected to determine the quality of the soldering when the IC with the ball-like solder of BGA, CSP or the like, is mounted on the circuit substrate, while allowing the high density mounting, even in the case where each land has approximately the same area as the ball-like solder. [0013]
  • Also, the second purpose of the present invention is to provide a semiconductor module which can be easily inspected to determine the quality of the soldering when the IC with the ball-like solders of BGA or CSP etc., is mounted on the circuit substrate, while allowing the high reliability and the high density mounting. [0014]
  • Further, the third purpose of the present invention is to provide a manufacturing process of the semiconductor module which can be easily inspected to determine the quality of the soldering when the IC with the ball-like solder of BGA, CSP or the like, is mounted on the circuit substrate, while allowing the high reliability and the high density mounting. [0015]
  • According to a printed-circuit board of the present invention, it comprises, a circuit substrate; a plurality of patterned wires formed on a surface of said circuit substrate; a plurality of lands, each land connected to at least one of said patterned wires through an end portion thereof; and a protection layer with a plurality of openings, covering the surface of said circuit substrate, wherein said land and said end portion connected thereto are exposed in the associated opening of said protection layer. [0016]
  • Also according to the printed-circuit board of the present invention, each of the end portions of said patterned wires is tapered away from one of said lands connected thereto. [0017]
  • According to a semiconductor module of the present invention, it comprises, a printed-circuit board, including a circuit substrate, a plurality of patterned wires formed on a surface of said circuit substrate, a plurality of lands, each land connected to at least one of said patterned wires through an end portion thereof; a semiconductor integrated circuit having a plurality of pins; and a plurality of ball-like solders formed on each of said pins to mount said semiconductor integrated circuit upon said printed-circuit board such that each of said ball-like solders is fused onto one of said lands and on the end portion of said patterned wires connected thereto. [0018]
  • Also according to the semiconductor module of the present invention, the printed-circuit board further including a protection layer with a plurality of openings, covering the surface of said circuit substrate; wherein each of said lands and end portions are exposed in the associated opening of said protection layer. [0019]
  • Further, according to the semiconductor module of the present invention, wherein each of the end portions of said patterned wires is tapered away from one of said lands connected thereto. [0020]
  • According to a process for manufacturing the semiconductor module of the present invention, which comprises steps of: covering an entire surface of a circuit substrate with a protection layer, wherein a plurality of patterned wires and lands are formed on said circuit substrate such that each of said patterned wires are connected at least one of said lands through an end portion thereof; opening a plurality of openings within said protection layer, each of said lands and end portions being exposed therethrough; aligning and connecting ball-like solders of a semiconductor integrated circuit to said lands; fusing said ball-like solders onto said lands and end portions of said patterned wires connected thereto, by heating the semiconductor module; and inspecting a shape of soldering by fluoroscoping the semiconductor module with a X-rays. [0021]
  • Also, according to the process for manufacturing the semiconductor module of the present invention, it further comprises steps of, removing said protection layer out after fusing said ball-like solders. [0022]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a top plan view of the printed-circuit board according to [0023] Embodiment 1 of the present invention;
  • FIGS. [0024] 2 to 5 are cross sectional views each showing the manufacturing processes of the semiconductor module according to Embodiment 1 of the present invention;
  • FIG. 6 is a photofluorographic top view showing the manufacturing process of the semiconductor module according to [0025] Embodiment 1 of the present invention;
  • FIG. 7 is a top plan view of the printed-circuit board according to [0026] Embodiment 2 of the present invention;
  • FIG. 8 is a photofluorographic top plan view showing the manufacturing process of the semiconductor module according to [0027] Embodiment 2 of the present invention;
  • FIG. 9 is a cross sectional view showing the semiconductor module according to [0028] Embodiment 3 of the present invention;
  • FIG. 10 is a cross sectional view showing the prior art semiconductor module; and [0029]
  • FIG. 11 is a cross sectional view showing the manufacturing process of the prior art semiconductor module. [0030]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0031] Embodiment 1
  • Referring to FIG. 1, showing a top plan view of the printed-circuit board according to [0032] Embodiment 1 of the present invention, the printed-circuit board 9 preferably made of, for example, epoxy comprises a circuit substrate 1 supporting a plurality of lands 2 and patterned wires 3. The lands 2 are electrically connected with associated patterned wires 3. In particular, the lands 2 are arrayed on the circuit substrate 1 in the same manner as solders 5 prepared in the form of balls on an IC board 4. The printed-circuit board 9 also comprises a photoresist layer 6 for the protection of the circuits on the substrate 1. In this case, however, the lands 2 and end portions 3 a of the patterned wires 3 are exposed to air for their electric connections with the associated ball-like solders 5 on the IC board 4 to form a semiconductor module 8.
  • FIGS. [0033] 2 to 5 show respective cross sectional views taken along lines X-X′ in FIG. 1. Referring to the drawings, the details are described hereinafter with regard to the manufacturing process of the semiconductor module 8. In the process, prepared is the printed-circuit board 9 as illustrated in and described with FIG. 1, including the substrate 1 which supports the lands 2, patterned wires 3 each electrically connected to the associated lands 2, and coated photoresist layer 6.
  • Referring to FIG. 3, the top surfaces of the [0034] lands 2 are coated with a solder paste layer 10 by the conventional printing technique.
  • Referring next to FIG. 4, the [0035] IC board 4 is placed on the board 9. The IC board 4 is provided at its one surface to be faced against the board 9 with a number of ball-like solders 5 made of conventional soldering material. The solders 5 are arrayed in the same manner as the lands 2 in the board 9. Preferably, each of the solders 5 is sized so that, when properly fused on the land 2, it could extend across the entire surface of the land 2 to the portion 3 a of the wire 3. For this purpose, it is necessary for the IC board 4 to be assembled on the board 9 so that the ball-like solders 5 correspond to the associated lands 2 as shown in FIG. 4.
  • The assembled [0036] IC 4 and board 9 are placed in a heating chamber of a furnace, for example, re-flowing furnace. This causes the ball-like solder 5 as well as the soldering paste 10 to melt on the lands 2, electrically connecting the melted solder 5 with the associated circuit portion provided on the IC board 4. The resultant semiconductor module 8 is illustrated in FIG. 5.
  • FIG. 5 also shows not only properly melted solders designated at [0037] 5 a but also improperly melted solders designated at 5 b. As can be seen in the drawing, the properly melted solder 5 a covers not only on the entire surface of the land 2 but also on the portions 3 a of the wire 3 in the opening 7, due to a good affinity of between the land 2 and the wire 3, both made of the same material. On the other hand, the substrate 1 exposed outside the land 2 and the portion 3 a of the wire 3 in the opening 7 is made of material capable of repelling against the melted solder 5 a, preventing the melted solder 5 a from flowing beyond the peripheral of the land 2 and the end portion 3 a onto surface of the substrate 1.
  • On the other hand, the improperly melted [0038] solder 5 b, since it has not completely melted, contacts only a part of the surface of the land 2 to form a space gap at its periphery and does not extend onto the portion 3 a of the wire 3, which can result in a defect in the communication.
  • Next, a process for determining whether the soldering has been made properly is described hereinafter. In this process, the quality of the soldering is determined by the conventional fluoroscoping using soft X-ray illuminated from above the [0039] semiconductor modulator 8. FIG. 6 shows in part a resultant photofluorographic image of the semiconductor module. For clarity, the melted solder is shown with a cross-hatching. The image clearly shows that the properly melted solder 5 a extends onto the end portion 3 a of the patterned wire 3 connected to the land 2. The image also shows that the improperly melted solder does not reach the end portion 3 a. Therefore, whether the solder has been melted properly can be determined by viewing the existence of the melted solder on the end portion 3 a even when the improperly melted solder would cover the entire surface of the land 2.
  • In view of above, by the use of the printed circuit board according to the first embodiment of the present invention, the soldering connection in the semiconductor module can easily be tested, which results in a highly reliable semiconductor module. Also, this allows the land to be reduced in size down to the melted solder, eliminating the space for the [0040] land 2 on the printed-circuit board 9. Advantageously, this in turn reduces the restrictions in the designing of the wires to be patterned. Also, a semiconductor module in which a greater number of ICs can be mounted in a small area can be provided. Further, the land can be in the form of circle corresponding to the ball-like solder, which allows the existing masks to be used and the mask to be aligned with great ease.
  • [0041] Embodiment 2
  • Referring to FIG. 7, the [0042] semiconductor module 8 according to the second embodiment will be described. In this embodiment, particularly the end portion 3 a of the patterned wire 3 is tapered away from the land 2, although it is designed to have a constant width in the first embodiment. Other parts or portions of the module are similar to those in the first embodiment and therefore no further description will be made thereto.
  • With this arrangement, the melted solder can easily flow across the [0043] end portion 3 a. This means that the properly melted solder extends more smoothly over the entire end portion 3 a, causing the fluorographic image in which the melted solder on the end portion 3 a can easily be identified as shown in FIG. 8. This eases the determination of the quality of the soldering connection.
  • The [0044] tapered end portion 3 a also permits another portion of the wire 3 connected to the end portion 3 a to be narrowed. On the other hand, the end portion 3 a can be widened at its connecting end with the land 2. This reduces a required area for the wires on the circuit board to provide a high density semiconductor module without decreasing the viewability of the end portions 3 a at the fluorographic inspection.
  • [0045] Embodiment 3
  • According to the semiconductor module according to [0046] Embodiment 1 of the present invention, the photoresist layer 6 is still remained even after the IC board 4 has been mounted on the circuit substrate 1. Contrary to this, in a resultant semiconductor module according to Embodiment 3 shown in FIG. 9, no photoresist layer exists. Other parts or portions of the module are similar to those in the first embodiment and therefore no further description will be made thereto.
  • In order to produce the semiconductor module of [0047] Embodiment 3, an additional process is needed for the removal of the photoresist layer. For example, the additional process includes a step for bathing the semiconductor module into the organic solvent for removing the photoresist layer after the refolwing step.
  • The semiconductor module so constructed eases the inspection of the quality of the soldered connection and results in a highly reliable semiconductor module with a simple manner. [0048]
  • Modifications [0049]
  • Although the [0050] opening 7 in the substrate 1 is in the form of circle, it may be other configuration such as square and rectangular.
  • Also, the [0051] land 2 may be other configuration such as rectangular and circle with any deformation or deformations.
  • Further, the [0052] lands 2 and the patterned wires 3 may be made of the same or different materials, and they may have the same or different thicknesses.
  • Furthermore, the protection layer of [0053] photoresist 6 may be made of other materials such as polytetrafluoroethylene which can function as a mask for the melted solder.
  • In view of above, the print-circuit board of the present invention can easily be tested for determining its soldering quality, and also can receive a number of ICs in high density. [0054]
  • Also, a highly reliable semiconductor module with a high density ICs can be obtailed. [0055]
  • Further, a highly reliable semiconductor module can be provided with the simple process. [0056]
  • Parts List [0057]
  • [0058] 1: circuit substrate
  • [0059] 2: land
  • [0060] 3: patterned wire
  • [0061] 3 a: end portion of patterned wire
  • [0062] 4: semiconductor integrated circuit
  • [0063] 5: ball-like solder
  • [0064] 5 a: proper soldering
  • [0065] 5 b: improper soldering
  • [0066] 6: photoresist layer
  • [0067] 7: opening of photoresist layer
  • [0068] 8: semiconductor module
  • [0069] 9: printed-circuit board
  • [0070] 10: solder paste layer

Claims (7)

What is claimed is:
1. A printed-circuit board, comprising:
a circuit substrate;
a plurality of patterned wires formed on a surface of said circuit substrate;
a plurality of lands, each land connected to at least one of said patterned wires through an end portion thereof; and
a protection layer with a plurality of openings, covering the surface of said circuit substrate, wherein said land and said end portion connected thereto are exposed in the associated opening of said protection layer.
2. A printed-circuit board according to claim 1,
wherein each of the end portions of said patterned wires is tapered away from one of said lands connected thereto.
3. A semiconductor module, comprising:
a printed-circuit board, including a circuit substrate, a plurality of patterned wires formed on a surface of said circuit substrate, a plurality of lands, each land connected to at least one of said patterned wires through an end portion thereof;
a semiconductor integrated circuit having a plurality of pins; and
a plurality of ball-like solders formed on each of said pins to mount said semiconductor integrated circuit upon said printed-circuit board such that each of said ball-like solders is fused onto one of said lands and on the end portion of said patterned wires connected thereto.
4. A semiconductor module according to claim 3,
said printed-circuit board further including a protection layer with a plurality of openings, covering the surface of said circuit substrate;
wherein each of said lands and end portions are exposed in the associated opening of said protection layer.
5. A semiconductor module according to claim 3,
wherein each of the end portions of said patterned wires is tapered away from one of said lands connected thereto.
6. A process for manufacturing a semiconductor module, comprising steps of:
covering an entire surface of a circuit substrate with a protection layer, wherein a plurality of patterned wires and lands are formed on said circuit substrate such that each of said patterned wires are connected at least one of said lands through an end portion thereof;
opening a plurality of openings within said protection layer, each of said lands and end portions being exposed therethrough;
aligning and connecting ball-like solders of a semiconductor integrated circuit to said lands;
fusing said ball-like solders onto said lands and end portions of said patterned wires connected thereto, by heating the semiconductor module; and
inspecting a shape of soldering by fluoroscoping the semiconductor module with a X-rays.
7. A process for manufacturing a semiconductor module according to claim 6, further comprising steps of:
removing said protection layer out after fusing said ball-like solders.
US09/504,712 1999-08-27 2000-02-16 Printed-circuit board and a semiconductor module, and a manufacturing process of the semiconductor module Expired - Fee Related US6441316B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP24169299A JP2001068836A (en) 1999-08-27 1999-08-27 Printed wiring board and semicondcutor module, and manufacture thereof
JPP11-241692 1999-08-27
JP11-241692 1999-08-27

Publications (2)

Publication Number Publication Date
US20020053466A1 true US20020053466A1 (en) 2002-05-09
US6441316B1 US6441316B1 (en) 2002-08-27

Family

ID=17078110

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/504,712 Expired - Fee Related US6441316B1 (en) 1999-08-27 2000-02-16 Printed-circuit board and a semiconductor module, and a manufacturing process of the semiconductor module

Country Status (2)

Country Link
US (1) US6441316B1 (en)
JP (1) JP2001068836A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010010321A1 (en) * 1998-12-09 2001-08-02 Garrity John Joseph Enhanced pad design for substrate
US20030127734A1 (en) * 2002-01-07 2003-07-10 Jin-Yuan Lee Cylindrical bonding structure and method of manufacture
US20030219298A1 (en) * 2002-03-25 2003-11-27 Nobuyuki Takahashi Keyboard assembly
US20040141298A1 (en) * 2003-01-16 2004-07-22 International Business Machines Corporation Ball grid array package construction with raised solder ball pads
US20120223428A1 (en) * 2006-09-22 2012-09-06 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Vertical Interconnect Structure Between Semiconductor Die and Substrate
US9449933B2 (en) * 2012-03-29 2016-09-20 Taiwan Semiconductor Manufacturing Co., Ltd. Packaging device and method of making the same
CN110085560A (en) * 2012-07-09 2019-08-02 台湾积体电路制造股份有限公司 Bump-on-trace encapsulating structure and forming method thereof
CN112996237A (en) * 2019-12-12 2021-06-18 三星电机株式会社 Printed circuit board
US11272615B2 (en) * 2018-06-01 2022-03-08 Nitto Denko Corporation Wiring circuit board

Families Citing this family (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6774474B1 (en) * 1999-11-10 2004-08-10 International Business Machines Corporation Partially captured oriented interconnections for BGA packages and a method of forming the interconnections
US6815252B2 (en) 2000-03-10 2004-11-09 Chippac, Inc. Method of forming flip chip interconnection structure
US10388626B2 (en) * 2000-03-10 2019-08-20 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming flipchip interconnect structure
JP3613167B2 (en) * 2000-10-12 2005-01-26 株式会社村田製作所 Pad electrode connection state inspection method
US8158508B2 (en) 2001-03-05 2012-04-17 Megica Corporation Structure and manufacturing method of a chip scale package
US6818545B2 (en) 2001-03-05 2004-11-16 Megic Corporation Low fabrication cost, fine pitch and high reliability solder bump
US20060163729A1 (en) * 2001-04-18 2006-07-27 Mou-Shiung Lin Structure and manufacturing method of a chip scale package
JP2003258147A (en) * 2002-02-28 2003-09-12 Seiko Epson Corp Wiring board and its manufacturing method, and electronic component, and electronic apparatus
JP3780996B2 (en) * 2002-10-11 2006-05-31 セイコーエプソン株式会社 Circuit board, mounting structure of semiconductor device with bump, mounting method of semiconductor device with bump, electro-optical device, and electronic device
JP4110391B2 (en) * 2003-01-16 2008-07-02 セイコーエプソン株式会社 WIRING BOARD AND METHOD FOR MANUFACTURING SAME, SEMICONDUCTOR DEVICE, ELECTRONIC MODULE, AND ELECTRONIC DEVICE
TWI234258B (en) * 2003-08-01 2005-06-11 Advanced Semiconductor Eng Substrate with reinforced structure of contact pad
KR100541394B1 (en) * 2003-08-23 2006-01-10 삼성전자주식회사 NSMD type substrate for ball grid array package and manufacturing method thereof
US7098408B1 (en) * 2003-10-14 2006-08-29 Cisco Technology, Inc. Techniques for mounting an area array package to a circuit board using an improved pad layout
US8853001B2 (en) 2003-11-08 2014-10-07 Stats Chippac, Ltd. Semiconductor device and method of forming pad layout for flipchip semiconductor die
US7034391B2 (en) * 2003-11-08 2006-04-25 Chippac, Inc. Flip chip interconnection pad layout
US8574959B2 (en) * 2003-11-10 2013-11-05 Stats Chippac, Ltd. Semiconductor device and method of forming bump-on-lead interconnection
US8216930B2 (en) 2006-12-14 2012-07-10 Stats Chippac, Ltd. Solder joint flip chip interconnection having relief structure
US8350384B2 (en) * 2009-11-24 2013-01-08 Stats Chippac, Ltd. Semiconductor device and method of forming electrical interconnect with stress relief void
USRE47600E1 (en) 2003-11-10 2019-09-10 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming electrical interconnect with stress relief void
US8129841B2 (en) 2006-12-14 2012-03-06 Stats Chippac, Ltd. Solder joint flip chip interconnection
KR101249555B1 (en) 2003-11-10 2013-04-01 스태츠 칩팩, 엘티디. Bump-on-lead flip chip interconnection
USRE44500E1 (en) 2003-11-10 2013-09-17 Stats Chippac, Ltd. Semiconductor device and method of forming composite bump-on-lead interconnection
US8026128B2 (en) 2004-11-10 2011-09-27 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US8076232B2 (en) * 2008-04-03 2011-12-13 Stats Chippac, Ltd. Semiconductor device and method of forming composite bump-on-lead interconnection
US20070105277A1 (en) 2004-11-10 2007-05-10 Stats Chippac Ltd. Solder joint flip chip interconnection
US7659633B2 (en) 2004-11-10 2010-02-09 Stats Chippac, Ltd. Solder joint flip chip interconnection having relief structure
US9029196B2 (en) 2003-11-10 2015-05-12 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
JP4910378B2 (en) * 2005-03-01 2012-04-04 株式会社デンソー X-ray inspection apparatus and X-ray inspection method
JP2008535225A (en) * 2005-03-25 2008-08-28 スタッツ チップパック リミテッド Flip chip wiring having a narrow wiring portion on a substrate
US8841779B2 (en) 2005-03-25 2014-09-23 Stats Chippac, Ltd. Semiconductor device and method of forming high routing density BOL BONL and BONP interconnect sites on substrate
JP2006319391A (en) * 2005-05-10 2006-11-24 Audio Technica Corp Condenser microphone, and method of connecting lead wire in condenser microphone
US20060255473A1 (en) * 2005-05-16 2006-11-16 Stats Chippac Ltd. Flip chip interconnect solder mask
US9258904B2 (en) * 2005-05-16 2016-02-09 Stats Chippac, Ltd. Semiconductor device and method of forming narrow interconnect sites on substrate with elongated mask openings
JP2007116039A (en) * 2005-10-24 2007-05-10 Alps Electric Co Ltd Circuit board
TWI278081B (en) * 2005-12-22 2007-04-01 Siliconware Precision Industries Co Ltd Electronic carrier board and package structure thereof
TWI286830B (en) * 2006-01-16 2007-09-11 Siliconware Precision Industries Co Ltd Electronic carrier board
DE102006003931B3 (en) * 2006-01-26 2007-08-02 Infineon Technologies Ag Semiconductor device with external surface mount contacts and method of making the same
US7713782B2 (en) * 2006-09-22 2010-05-11 Stats Chippac, Inc. Fusible I/O interconnection systems and methods for flip-chip packaging involving substrate-mounted stud-bumps
JP5350604B2 (en) * 2007-05-16 2013-11-27 スパンション エルエルシー Semiconductor device and manufacturing method thereof
JP5207659B2 (en) * 2007-05-22 2013-06-12 キヤノン株式会社 Semiconductor device
TWI377656B (en) * 2007-09-19 2012-11-21 Method for manufacturing packaging substrate
JP5405749B2 (en) * 2008-01-15 2014-02-05 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device wiring board, semiconductor device, electronic device and motherboard
JP5393986B2 (en) 2008-01-31 2014-01-22 ピーエスフォー ルクスコ エスエイアールエル Semiconductor device wiring board, semiconductor device, electronic device and motherboard
US8349721B2 (en) 2008-03-19 2013-01-08 Stats Chippac, Ltd. Semiconductor device and method of forming insulating layer on conductive traces for electrical isolation in fine pitch bonding
US7759137B2 (en) * 2008-03-25 2010-07-20 Stats Chippac, Ltd. Flip chip interconnection structure with bump on partial pad and method thereof
US9345148B2 (en) 2008-03-25 2016-05-17 Stats Chippac, Ltd. Semiconductor device and method of forming flipchip interconnection structure with bump on partial pad
US20090250814A1 (en) * 2008-04-03 2009-10-08 Stats Chippac, Ltd. Flip Chip Interconnection Structure Having Void-Free Fine Pitch and Method Thereof
TWI394252B (en) * 2008-08-05 2013-04-21 Unimicron Technology Corp Package substrate
US7897502B2 (en) 2008-09-10 2011-03-01 Stats Chippac, Ltd. Method of forming vertically offset bond on trace interconnects on recessed and raised bond fingers
US20100096754A1 (en) * 2008-10-17 2010-04-22 Samsung Electronics Co., Ltd. Semiconductor package, semiconductor module, and method for fabricating the semiconductor package
US8198186B2 (en) 2008-12-31 2012-06-12 Stats Chippac, Ltd. Semiconductor device and method of confining conductive bump material during reflow with solder mask patch
US8659172B2 (en) * 2008-12-31 2014-02-25 Stats Chippac, Ltd. Semiconductor device and method of confining conductive bump material with solder mask patch
US20100237500A1 (en) * 2009-03-20 2010-09-23 Stats Chippac, Ltd. Semiconductor Substrate and Method of Forming Conformal Solder Wet-Enhancement Layer on Bump-on-Lead Site
US8039384B2 (en) 2010-03-09 2011-10-18 Stats Chippac, Ltd. Semiconductor device and method of forming vertically offset bond on trace interconnects on different height traces
US8409978B2 (en) 2010-06-24 2013-04-02 Stats Chippac, Ltd. Semiconductor device and method of forming vertically offset bond on trace interconnect structure on leadframe
US8492197B2 (en) 2010-08-17 2013-07-23 Stats Chippac, Ltd. Semiconductor device and method of forming vertically offset conductive pillars over first substrate aligned to vertically offset BOT interconnect sites formed over second substrate
US8435834B2 (en) 2010-09-13 2013-05-07 Stats Chippac, Ltd. Semiconductor device and method of forming bond-on-lead interconnection for mounting semiconductor die in FO-WLCSP
JP2013115214A (en) * 2011-11-28 2013-06-10 Shinko Electric Ind Co Ltd Semiconductor device, semiconductor element and semiconductor device manufacturing method
JP6750872B2 (en) * 2016-09-01 2020-09-02 キヤノン株式会社 Printed wiring boards, printed circuit boards and electronic equipment
JP2022003676A (en) * 2020-06-23 2022-01-11 日立Astemo株式会社 Electronic control device and manufacturing method thereof

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AT389793B (en) * 1986-03-25 1990-01-25 Philips Nv CIRCUIT BOARD FOR PRINTED CIRCUITS AND METHOD FOR PRODUCING SUCH CIRCUIT BOARDS
US5523920A (en) * 1994-01-03 1996-06-04 Motorola, Inc. Printed circuit board comprising elevated bond pads
US5519580A (en) * 1994-09-09 1996-05-21 Intel Corporation Method of controlling solder ball size of BGA IC components
JP3138159B2 (en) * 1994-11-22 2001-02-26 シャープ株式会社 Semiconductor device, semiconductor device package, and semiconductor device replacement method
JPH0982760A (en) * 1995-07-07 1997-03-28 Toshiba Corp Semiconductor device, semiconductor element and solder connecting part inspecting method therefor
JPH0951017A (en) 1995-08-04 1997-02-18 Fujitsu Ltd Semiconductor module
JP2751912B2 (en) * 1996-03-28 1998-05-18 日本電気株式会社 Semiconductor device and manufacturing method thereof
US5973931A (en) * 1996-03-29 1999-10-26 Sony Corporation Printed wiring board and electronic device using same
JPH1114067A (en) 1997-06-19 1999-01-22 Toshiba Corp Heating cooking system
JPH1126919A (en) * 1997-06-30 1999-01-29 Fuji Photo Film Co Ltd Printed wiring board
DE19750073A1 (en) * 1997-11-12 1999-05-20 Bosch Gmbh Robert Circuit board
US6169253B1 (en) * 1998-06-08 2001-01-02 Visteon Global Technologies, Inc. Solder resist window configurations for solder paste overprinting

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6940168B2 (en) * 1998-12-09 2005-09-06 International Business Machines Corporation Enhanced pad design for substrate
US20010010321A1 (en) * 1998-12-09 2001-08-02 Garrity John Joseph Enhanced pad design for substrate
US7960270B2 (en) 2002-01-07 2011-06-14 Megica Corporation Method for fabricating circuit component
US8890336B2 (en) 2002-01-07 2014-11-18 Qualcomm Incorporated Cylindrical bonding structure and method of manufacture
US20070166993A1 (en) * 2002-01-07 2007-07-19 Megica Corporation Method for fabricating circuit component
US20080296761A1 (en) * 2002-01-07 2008-12-04 Megica Corporation Cylindrical Bonding Structure and method of manufacture
US20030127734A1 (en) * 2002-01-07 2003-07-10 Jin-Yuan Lee Cylindrical bonding structure and method of manufacture
US20110215476A1 (en) * 2002-01-07 2011-09-08 Megica Corporation Method for fabricating circuit component
US8461679B2 (en) 2002-01-07 2013-06-11 Megica Corporation Method for fabricating circuit component
US6874959B2 (en) * 2002-03-25 2005-04-05 Minebea Co., Ltd. Keyboard assembly
US20030219298A1 (en) * 2002-03-25 2003-11-27 Nobuyuki Takahashi Keyboard assembly
US7253510B2 (en) * 2003-01-16 2007-08-07 International Business Machines Corporation Ball grid array package construction with raised solder ball pads
US7816754B2 (en) 2003-01-16 2010-10-19 International Business Machines Corporation Ball grid array package construction with raised solder ball pads
US8153516B2 (en) 2003-01-16 2012-04-10 International Business Machines Corporation Method of ball grid array package construction with raised solder ball pads
US20040141298A1 (en) * 2003-01-16 2004-07-22 International Business Machines Corporation Ball grid array package construction with raised solder ball pads
US20120223428A1 (en) * 2006-09-22 2012-09-06 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Vertical Interconnect Structure Between Semiconductor Die and Substrate
US9847309B2 (en) * 2006-09-22 2017-12-19 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming vertical interconnect structure between semiconductor die and substrate
US9449933B2 (en) * 2012-03-29 2016-09-20 Taiwan Semiconductor Manufacturing Co., Ltd. Packaging device and method of making the same
US10050001B2 (en) 2012-03-29 2018-08-14 Taiwan Semiconductor Manufacturing Co., Ltd. Packaging device and method of making the same
US10700033B2 (en) 2012-03-29 2020-06-30 Taiwan Semiconductor Manufacturing Co., Ltd. Packaging device and method of making the same
CN110085560A (en) * 2012-07-09 2019-08-02 台湾积体电路制造股份有限公司 Bump-on-trace encapsulating structure and forming method thereof
US11272615B2 (en) * 2018-06-01 2022-03-08 Nitto Denko Corporation Wiring circuit board
CN112996237A (en) * 2019-12-12 2021-06-18 三星电机株式会社 Printed circuit board

Also Published As

Publication number Publication date
US6441316B1 (en) 2002-08-27
JP2001068836A (en) 2001-03-16

Similar Documents

Publication Publication Date Title
US6441316B1 (en) Printed-circuit board and a semiconductor module, and a manufacturing process of the semiconductor module
US6218630B1 (en) Printed circuit board having arrays of lands arranged inside and outside of each other having a reduced terminal-pitch
US6552436B2 (en) Semiconductor device having a ball grid array and method therefor
US5796589A (en) Ball grid array integrated circuit package that has vias located within the solder pads of a package
US7208842B2 (en) Semiconductor chip, mounting structure thereof, and methods for forming a semiconductor chip and printed circuit board for the mounting structure thereof
US6940168B2 (en) Enhanced pad design for substrate
US6091155A (en) BGA land pattern
US6622905B2 (en) Design and assembly methodology for reducing bridging in bonding electronic components to pads connected to vias
US6391681B1 (en) Semiconductor component having selected terminal contacts with multiple electrical paths
US6498307B2 (en) Electronic component package, printing circuit board, and method of inspecting the printed circuit board
EP0971406A2 (en) Chip-sized semiconductor device
KR100242486B1 (en) Process and integrated circuit connection support to another support by means of bumps
JPH10289932A (en) Carrier film and integrated circuit device using thereof
US20060283012A1 (en) Apparatus and method for solder ball placement
US6472611B1 (en) Conductive pedestal on pad for leadless chip carrier (LCC) standoff
US6667090B2 (en) Coupon registration mechanism and method
US7576551B2 (en) Test socket and test board for wafer level semiconductor testing
US20080083115A1 (en) Method for repairing metal finish layer on surface of electrical connection pad of circuit board
JP2022173486A (en) Printed circuit board and electronic apparatus
JPH0951017A (en) Semiconductor module
JPH11121648A (en) Electronic part package body and substrate constituting it
US20070102814A1 (en) Semiconductor device and method of manufacturing the same
KR20070038270A (en) Semiconductor package and method of manufacturing the same, circuit board having the semiconductor package, semiconductor module having the semiconductor package, and method of manufacturing the semiconductor module
JP3174536B2 (en) How to check the soldering condition
KR100424324B1 (en) method for manufacturing tbga semiconductor package

Legal Events

Date Code Title Description
AS Assignment

Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KUSUI, MASAAKI;REEL/FRAME:010573/0802

Effective date: 20000124

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20100827