US20020031850A1 - Integrated circuit and method of designing integrated circuit - Google Patents
Integrated circuit and method of designing integrated circuit Download PDFInfo
- Publication number
- US20020031850A1 US20020031850A1 US09/774,676 US77467601A US2002031850A1 US 20020031850 A1 US20020031850 A1 US 20020031850A1 US 77467601 A US77467601 A US 77467601A US 2002031850 A1 US2002031850 A1 US 2002031850A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- input
- output
- buffer circuit
- functional
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
- H01L22/22—Connection or disconnection of sub-entities or redundant parts of a device in response to a measurement
Abstract
An integrated circuit has a functional circuit for achieving an actual operation function of the integrated circuit, and a redundant circuit that is used based on a changeover from a defective circuit within the functional circuit. This integrated circuit has I/O regions to carry out a signal transmission between the functional circuit and the outside. Each I/O region incorporates fuse boxes for changing over from a defective circuit to the redundant circuit.
Description
- The present invention relates to an integrated circuit equipped with a redundant circuit, which redundant circuit is used in case there is any defective circuit. This invention also relates to a method of designing such an integrated circuit.
- In recent years, along with the progress of high-level information technology, there has been a high demand for higher-speed and multifunctional semiconductor integrated circuits. At the same time, based on the distribution of mobile machines, a reduction in chip sizes of the semiconductor integrated circuits has also been demanded. Therefore, the semiconductor integrated circuits have continuously been provided in finer and higher-density structures. As the semiconductor integrated circuits become finer and in higher density, the process of manufacturing the semiconductor integrated circuits becomes more difficult, and the probabilities of the occurrence of defective products become higher. As conventional semiconductor integrated circuits that restrict the reduction in productivity due to the occurrence of defects, those semiconductor integrated circuits having spare redundant circuits for relieving defective circuits have been known.
- FIG. 10 shows a schematic configuration of a conventional semiconductor integrated circuit. This semiconductor integrated circuit includes a
core region 11 positioned at the center of the semiconductor integrated circuit, and an I/O region 12 positioned at the periphery of the semiconductor integrated circuit. Within thecore region 11, there are disposed a functional circuit that achieves an actual operation function of the semiconductor integrated circuit, a redundant circuit that is used based on a changeover from a defective circuit within the functional circuit, fuse boxes that change over between the defective circuit and the redundant circuit, and a test circuit that carries out a test of detecting the defective circuit. An input buffer circuit and an output buffer circuit are disposed within the I/O region 12. For carrying out a wiring between a cell 14-1 and a cell 14-2 that constitute the functional circuit, for example, the wiring is carried out by making a detour around afuse box 13 if thefuse box 13 is positioned on a shortest route between the two cells 14-1 and 14-2. - FIG. 11 is a flowchart showing a sequence of a method of designing a conventional semiconductor integrated circuit. FIG. 12 and FIG. 13 are for explaining the method of designing the conventional semiconductor integrated circuit. According to this method of designing the conventional semiconductor integrated circuit, at first, a user, who requests a maker for the manufacture of a semiconductor integrated circuit, designs a functional circuit17 (step S11). Next, the maker carries out a timing verification of a case of disposing the
functional circuit 17 between aninput buffer circuit 15 a and anoutput buffer circuit 16 a (refer to FIG. 12) (step S12). The maker decides whether the timing is suitable or not (step S13). - When the maker decides that the timing is not suitable, the process is returned to step S11, that is, the user once more designs the
functional circuit 17. On the other hand, when the maker decides that the timing is suitable, the maker, as the manufacturer of this semiconductor integrated circuit, designs a test circuit 18 (step S14). The maker then inserts astandard cell selector 19 a into between thefunctional circuit 17 and theinput buffer circuit 15 a, and inserts astandard cell selector 20 a into between thefunctional circuit 17 and theoutput buffer circuit 16 a. Further, the maker provides thetest circuit 18 between thestandard cell selectors - Next, the maker verifies the timing of the test circuit18 (step S15), and makes a decision as to whether the timing is suitable or not (S16). When the maker decides that the timing is not suitable, the process returns to step S14, that is, the maker once more designs the
test circuit 18. On the other hand, when the maker decides that the timing is suitable, the maker verifies the timing of thefunctional circuit 17 in the state that thestandard cell selectors - The reason why the maker verifies the timing of the
functional circuit 17 again is as follows. Sometimes thefunctional circuit 17 does not operate normally because of a delay generated due to the insertion of thestandard cell selectors - For simplification of the explanation, only one input buffer circuit and one output buffer circuit are shown in FIG. 12 and FIG. 13. However, in reality, there are many input and output buffer circuits in the semiconductor circuit, and these input and output buffer circuits are connected to the
functional circuit 17 and thetest circuit 18 respectively. After the design of the semiconductor integrated circuit has been finished, the maker starts the manufacturing and shipment of the semiconductor integrated circuit. A test processing of the semiconductor integrated circuit carried out by the maker prior to the shipment of the semiconductor integrated circuit will be explained next. In the test processing of the semiconductor integrated circuit, an external testing apparatus not shown transmits a control signal for selecting thetest circuit 18 side to thestandard cell selectors standard cell selectors test circuit 18 side. - The external testing apparatus not shown transmits test data to the
test circuit 18 through theinput buffer circuit 15 a and thestandard cell selector 19 a. Thetest circuit 18 receives this test data, and tests thefunctional circuit 17. Then, thetest circuit 18 outputs a result of the test to the outside through thestandard cell selector 20 a and theoutput buffer circuit 16 a. When a test result that shows that there is a defective circuit in thefunctional circuit 17 has been output, the maker disconnects a predetermined fuse within the fuse box, and switches the defective circuit to a redundant circuit, thereby to relieve the defective circuit. - According to the above-described conventional technique, however, the
fuse box 13 is disposed within thecore region 11, and thefuse box 13 hinders the wiring within thecore region 11. Therefore, there has been a problem that the efficiency of wiring within thecore region 11 is lowered. Furthermore, after the user has designed thefunctional circuit 17, the maker verifies the timing, and then inserts thestandard cell selectors functional circuit 17 again. When the timing is not suitable, the user designs thefunctional circuit 17 again. Therefore, there has been a problem that the efficiency of the design processing is lowered and that the cost increases. - It is one object of the present invention to provide an integrated circuit that improves the efficiency of the disposition and wiring within the core region, and a method of designing this integrated circuit. Further, it is an another object of the invention to provide an integrated circuit that lowers the cost of the integrated circuit by improving the efficiency of the design processing, and a method of designing this integrated circuit.
- According to one aspect of the present invention, the integrated circuit comprises a functional circuit, a redundant circuit, and at least one input/output processing unit that carries out a signal transmission between the functional circuit and the outside. This input/output processing unit(s) incorporates a changeover unit which changes over from the defective circuit to the redundant circuit. Thus, the changeover unit is incorporated into the input/output processing unit(s). Accordingly, it is not necessary to dispose the changeover unit in the core region of the integrated circuit.
- Further, according to another aspect of the present invention, the integrated circuit comprises a functional circuit, a redundant circuit, and a test circuit that carries out a test of detecting the defective circuit, at least one input buffer circuit, and at least one output buffer circuit. The functional circuit is provided between one of the output terminals of the input buffer circuit and one of the input terminals of the output buffer circuit, and the test circuit is provided between the other output terminal of the input buffer circuit and the other input terminal of the output buffer circuit. The input buffer circuit(s) inputs a signal from the outside, and outputs a signal from the two output terminals. The output buffer circuit(s) inputs a signal to a selective one of the two input terminals, and outputs a signal to the outside. Accordingly, it is not necessary to insert a selector between the input buffer circuit and the functional circuit and between the output buffer circuit and the functional circuit respectively.
- Further, according to still another aspect of the present invention, the integrated circuit comprises a functional circuit, a redundant circuit, a test circuit, a plurality of bi-directional buffer circuits, and asn output buffer circuit. The functional circuit is provided between one of the output terminals of the input buffer circuit of one bi-directional buffer circuit and one of the input terminals of the output buffer circuit of the other bi-directional buffer circuit, and the test circuit is provided between the other output terminal of the input buffer circuit of the one bi-directional buffer circuit and the other input terminal of the output buffer circuit of the other bi-directional buffer circuit. Accordingly, is not necessary to insert a selector into between each bi-directional buffer circuit and the functional circuit.
- Other objects and features of this invention will become apparent from the following description with reference to the accompanying drawings.
- FIG. 1 is a diagram showing a schematic configuration of a semiconductor integrated circuit relating to a first embodiment of the present invention.
- FIG. 2 is a diagram showing a schematic configuration of an I/O region shown in FIG. 1.
- FIG. 3 is a diagram showing a schematic configuration of an input buffer circuit relating to the first embodiment.
- FIG. 4 is a diagram showing a schematic configuration of an output buffer circuit relating to the first embodiment.
- FIG. 5 is a flowchart showing a sequence of a method of designing a semiconductor integrated circuit relating to the first embodiment.
- FIG. 6 is a diagram for explaining the method of designing a semiconductor integrated circuit relating to the first embodiment.
- FIG. 7 is a diagram for explaining the method of designing a semiconductor integrated circuit relating to the first embodiment.
- FIG. 8 is a configuration diagram showing a bi-directional buffer circuit relating to a second embodiment of the present invention.
- FIG. 9 is a diagram for explaining a method of designing a semiconductor integrated circuit relating to the second embodiment of the present invention.
- FIG. 10 is a diagram showing a schematic configuration of a conventional semiconductor integrated circuit.
- FIG. 11 is a flowchart showing a sequence of a method of designing the conventional semiconductor integrated circuit.
- FIG. 12 is a diagram for explaining the method of designing the conventional semiconductor integrated circuit.
- FIG. 13 is a diagram for explaining the method of designing the conventional semiconductor integrated circuit.
- Preferred embodiments of the present invention will be explained in detail below with reference to the drawings. It is to be noted that these embodiments do not limit the present invention.
- FIG. 1 is a diagram showing a schematic configuration of a semiconductor integrated circuit relating to a first embodiment of the present invention. This semiconductor integrated circuit has a spare redundant line (a redundant circuit) for relieving memory cells and memory cells. This semiconductor integrated circuit includes a
core region 1 that is positioned at the center of the semiconductor integrated circuit, and I/O regions 2-1 to 2-D that are positioned at the periphery of the semiconductor integrated circuit. Within thecore region 1, there are disposed a functional circuit (not shown) that achieves an actual operation function of the semiconductor integrated circuit, a redundant circuit (not shown) that is used based on a changeover from a defective circuit within the functional circuit, and a test circuit that carries out a test of detecting the defective circuit. - An input buffer circuit or an output buffer circuit, and fuse boxes (not shown) for changing over from a defective circuit to the redundant circuit are disposed within each of the I/O regions2-1 to 2-D. In other words, fuse boxes are incorporated in each input buffer circuit and each output buffer circuit. Each fuse box determines a use/non-use state of the redundant circuit, and an address of the redundant circuit.
- FIG. 2 is a diagram showing a schematic configuration of the I/O region shown in FIG. 1. An optional I/O region2-a among the I/O regions 2-1 to 2-D has a structure that fuse boxes 3-a 1 to 3-a 3 are inserted into the normal I/O region having an input buffer circuit or an output buffer circuit (not shown) disposed therein. A predetermined interval is secured between the fuse boxes 3-a 1 to 3-a 3. Through each of these gaps, a signal transmission is carried out between the input buffer circuit or the output buffer circuit within the I/O region 2-a and a circuit within the
core region 1. - In general, the wiring within each I/O region is relatively simple, and the fuse boxes3-a 1 to 3-a 3 can be inserted into the I/O region relatively easily. The structures of the fuse boxes inserted into each of the I/O regions 2-1 to 2-D are common. This facilitates a fuse disconnection work. As the fuse boxes are incorporated into each input buffer circuit and each output buffer circuit, it is not necessary to reduce the numbers of the input buffer circuits and the output buffer circuits respectively from those numbers required conventionally.
- FIG. 3 is a diagram showing a schematic configuration of the input buffer circuit disposed in the I/O region relating to the first embodiment. An
input buffer circuit 4 a relating to the first embodiment has two output terminals Y1 and Y2. Theinput buffer circuit 4 a inputs a signal from the outside of the semiconductor integrated circuit through a pad, buffers this signal and outputs the buffered signal from the output terminals Y1 and Y2 to a circuit within thecore region 1. FIG. 4 is a diagram showing a schematic configuration of the output buffer circuit relating to the first embodiment. Anoutput buffer circuit 5 a relating to the first embodiment incorporates a selector. The selector selects either input terminals AA and CA or input terminals AB and CB according to a control signal applied to a control terminal SA from the outside of the semiconductor integrated circuit, and inputs a signal from a circuit within thecore region 1 to the selected input terminals. Theoutput buffer circuit 5 a then buffers this input signal, and outputs the buffered signal to the outside of the semiconductor integrated circuit through a pad. - The operation of the semiconductor integrated circuit relating to the first embodiment having the above-described structure will be explained next with reference to FIG. 5 to FIG. 7. FIG. 5 is a flowchart showing a sequence of a method of designing a semiconductor integrated circuit relating to the first embodiment. FIG. 6 and FIG. 7 are diagrams for explaining the method of designing the semiconductor integrated circuit relating to the first embodiment respectively. The method of designing the semiconductor integrated circuit will be explained. At first, a user who requests a maker to manufacture a semiconductor integrated circuit designs a circuit having a
functional circuit 6 disposed between one output terminal Y1 of ainput buffer circuit 4 a and one set of input terminals AA and CA of anoutput buffer circuit 5 a (reference FIG. 6) (S1). - Next, the maker verifies the timing of the functional circuit6 (S2), and makes a decision as to whether the timing is suitable or not (S3). In other words, the user designs the
functional circuit 6 by handling theinput buffer circuit 4 a having the two outputs and theoutput buffer circuit 5 a having the selector. The design is made in a similar manner to that of handling the conventionalinput buffer circuit 15 a andoutput buffer circuit 16 a as explained previously. Also, the maker carries out the timing verification. When the maker has made a decision that the timing is not suitable, the process returns to step S1. On the other hand, when a decision has been made that the timing is suitable, the maker, as the manufacturer of the semiconductor integrated circuit, designs a test circuit 7 (S4). Then, the maker inserts thetest circuit 7 into between the other output terminal Y2 of theinput buffer circuit 4 a and the other set of input terminals AB and CB of theoutput buffer circuit 5 a (reference FIG. 7). - Next, the maker verifies the timing of the test circuit7 (S5), and makes a decision as to whether the timing is suitable or not (S6) When a decision has been made that the timing is not suitable, the process returns to step S4. On the other hand, when a decision has been made that the timing is suitable, the design processing is finished. According to this design processing, as the
input buffer circuit 4 a having the two outputs and theoutput buffer circuit 5 a having the selector are used, it is possible to insert thetest circuit 7 without shifting the timing of thefunctional circuit 6. - While only one input buffer circuit and one output buffer circuit are shown in FIG. 6 and FIG. 7 to simplify the explanation, a plurality of input buffer circuits and a plurality of output buffer circuits are provided in actual practice. The plurality of circuits are connected to the
functional circuit 6 and thetest circuit 7 respectively. After the design of the semiconductor integrated circuit has been finished, the maker starts the manufacturing and shipment of the semiconductor integrated circuit. A test processing of the semiconductor integrated circuit carried out by the maker prior to the shipment of the semiconductor integrated circuit will be explained next. In the test processing of the semiconductor integrated circuit, an external testing apparatus not shown transmits a control signal (a low-level signal) for selecting thetest circuit 7 side (the input terminals AA and CA) to theoutput buffer circuit 5 a. Thus, theoutput buffer circuit 5 a selects thetest circuit 7. - Next, the external testing apparatus not shown transmits test data to the
test circuit 7 through theinput buffer circuit 4 a. Thetest circuit 7 receives this test data, and tests thefunctional circuit 6. Then, thetest circuit 7 outputs a result of the test to the outside through theoutput buffer circuit 5 a. When a test result that shows that there is a defective circuit in thefunctional circuit 6 has been output, the maker disconnects a predetermined fuse within the fuse box, and switches the defective circuit to a redundant circuit, thereby to relieve the defective circuit. During a normal operation, the control terminal SA of theoutput buffer circuit 5 a becomes at a low level, and theoutput buffer circuit 5 a selects the functional circuit side (the input terminals AB and CB). - As explained above, according to the first embodiment, the input buffer circuit or the output buffer circuit and the fuse boxes3-a 1 to 3-a 3 are provided in the same I/O region 2-a. In other words, each input buffer circuit and each output buffer circuit incorporates the fuse boxes respectively. Based on this arrangement, it is not necessary to dispose the fuse boxes within the
core region 1. Therefore, it is possible to improve the efficiency of the disposition and wiring within thecore region 1. Further, as the structures of the fuse boxes are made common, it is possible to improve the work efficiency of the fuse disconnection. - Further, according to the first embodiment, the
input buffer circuit 4 a inputs a signal from the outside, and the two output terminals Y1 and Y2 output a signal respectively. Theoutput buffer circuit 5 a inputs a signal to a selective one of the two input terminals AA and AB, and outputs a signal to the outside. Thefunctional circuit 6 is provided between one output terminal of theinput buffer circuit 4 a and one set of input terminals of theoutput buffer circuit 5 a. Thetest circuit 7 is provided between the other output terminal of theinput buffer circuit 4 a and the other set of input terminals of theoutput buffer circuit 5 a. Therefore, based on the above arrangement, it is not necessary to insert a selector into between theinput buffer circuit 4 a or theoutput buffer circuit 5 a and thefunctional circuit 6. As a result, it is possible to lower the cost by improving the efficiency of the design processing. Furthermore, as it is possible to eliminate the standard cell selector at the input side, the number of gates can be decreased as compared with the conventional structure. - A second embodiment of the present invention will be explained below. In this second embodiment, a bi-directional buffer circuit is provided instead of the input buffer circuit or the output buffer circuit in the first embodiment. FIG. 8 is a diagram showing a schematic configuration of a bi-directional buffer circuit relating to the second embodiment of the present invention. A
bi-directional buffer circuit 8 a in the second embodiment is a combination of theinput buffer circuit 4 a and theoutput buffer circuit 5 a of the first embodiment. In other words, thebi-directional buffer circuit 8 a has such a structure that the input terminals of theinput buffer circuit 4 a and the output terminals of theoutput buffer circuit 5 a are connected to the same pad. Other structures of this semiconductor integrated circuit are the same as those of the above first embodiment. - The operation of the semiconductor integrated circuit relating to the second embodiment having the above-described structure will be explained next with reference to FIG. 9. FIG. 9 is a diagram for explaining the method of designing the semiconductor integrated circuit relating to the second embodiment. The semiconductor integrated circuit relating to the second embodiment is designed in a similar manner to that of the first embodiment, except the following. A
functional circuit 6 is provided between an output terminal Y1 and input terminals AA and CA of thebi-directional buffer circuit 8 a and an output terminal Y1 and input terminals AA and CA of otherbi-directional buffer circuit 8 b. Also, thetest circuit 7 is provided between an output terminal Y2 and input terminals AB and CB of thebi-directional buffer circuit 8 a and an output terminal Y2 and input terminals AB and CB of otherbi-directional buffer circuit 8 b. - While only two bi-directional buffer circuits are shown in FIG. 9 to simplify the explanation, a large number of bi-directional buffer circuits are provided in actual practice. Those bi-directional buffer circuits are connected to the
functional circuit 6 and thetest circuit 7 respectively. Other operations are similar to those of the first embodiment. As explained above, according to the second embodiment, as the bi-directional buffers are used, it is possible to obtain an effect that the degree of freedom improves in the selection of kinds of test signals and test pin positions, in addition to the effects obtained in the first embodiment. - As explained above, according to the present invention, the input/output processing unit that carries out a signal transmission between the functional circuit and the outside incorporates the changeover unit for changing over from the defective circuit to the redundant circuit. Based on this arrangement, it is not necessary to dispose the changeover means in the core region of the integrated circuit. As a result, there is an effect that it is possible to improve the efficiency of the disposition and wiring within the core region.
- Further, according to the present invention, at least one input buffer circuit inputs a signal from the outside, and outputs a signal from the two output terminals. At least one output buffer circuit inputs a signal to a selective one of the two input terminals, and outputs a signal to the outside. Further, the functional circuit is provided between one of the output terminals of the input buffer circuit and one of the input terminals of the output buffer circuit. The test circuit is provided between the other output terminal of the input buffer circuit and the other input terminal of the output buffer circuit. Therefore, it is not necessary to insert a selector between the input buffer circuit and the functional circuit and between the output buffer circuit and the functional circuit respectively. As a result, there is an effect that it is possible to lower the cost by improving the efficiency of the design processing.
- Further, according to the present invention, a plurality of bi-directional buffer circuits are provided. Each bi-directional buffer circuit includes an input buffer circuit that inputs a signal from the outside and outputs a signal from two output terminals, and an output buffer circuit that inputs a signal to a selective one of two input terminals and outputs a signal to the outside. The functional circuit is provided between one of the output terminals of the input buffer circuit of one bi-directional buffer circuit and one of the input terminals of the output buffer circuit of the other bi-directional buffer circuit. The test circuit is provided between the other output terminal of the input buffer circuit of the one bi-directional buffer circuit and the other input terminal of the output buffer circuit of the other bi-directional buffer circuit. Based on this arrangement, is not necessary to insert a selector into between each bi-directional buffer circuit and the functional circuit. As a result, there is an effect that it is possible to lower the cost by improving the efficiency of the design processing.
- Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.
Claims (6)
1. An integrated circuit comprising:
a functional circuit that achieves an actual operation function of the integrated circuit;
a redundant circuit that is used based on a changeover from a defective circuit within the functional circuit; and
at least one input/output processing unit that that carries out a signal transmission between said functional circuit and the outside,
wherein said input/output processing unit(s) incorporates a changeover unit which switches over from the defective circuit to the redundant circuit.
2. An integrated circuit comprising:
a functional circuit that achieves an actual operation function of the integrated circuit;
a redundant circuit that is used based on a changeover from a defective circuit within the functional circuit;
a test circuit that carries out a test of detecting the defective circuit;
at least one input buffer circuit, each input buffer circuit having two output terminals, that receives a signal from the outside and outputs a signal from said two output terminals; and
at least one output buffer circuit, each output buffer circuit having two input terminals, that selectively receives a signal from any one of said two input terminals and outputs a signal to the outside,
wherein said functional circuit is provided between one output terminal of said two output terminals of said input buffer circuit and one input terminal of said two input terminals of said output buffer circuit, and
wherein said test circuit is provided between the other output terminal of said two output terminals of said input buffer circuit and the other input terminal of said two input terminal of said output buffer circuit.
3. An integrated circuit comprising:
a functional circuit that achieves an actual operation function of the integrated circuit;
a redundant circuit that is used based on a changeover from a defective circuit within the functional circuit;
a test circuit that carries out a test of detecting the defective circuit;
a plurality of bi-directional buffer circuits each including an input buffer circuit and an output buffer circuit, each input buffer circuit having two output terminals and each output buffer circuit having two input terminals, said input buffer circuit receiving a signal from the outside and outputting a signal from said two output terminals, and said output buffer circuit selectively receiving a signal from any one of said two input terminals and outputting a signal to the outside,
wherein said functional circuit is provided between one output terminal of said two output terminals of said input buffer circuit of one bi-directional buffer circuit and one input terminal of said two input terminals of said output buffer circuit of an another bi-directional buffer circuit, and
wherein said test circuit is provided between the other output terminal of said two output terminals of said input buffer circuit of said one bi-directional buffer circuit and the other input terminal of said two input terminal of said output buffer circuit of said another bi-directional buffer circuit.
4. A method of designing an integrated circuit, said integrated circuit comprising a functional circuit that achieves an actual operation function of the integrated circuit, and a redundant circuit that is used based on a changeover from a defective circuit within the functional circuit, the designing method comprising the step of:
incorporating a changeover unit, which switches over from the defective circuit to the redundant circuit, into at least one input/output processing unit that carries out a signal transmission between said functional circuit and the outside.
5. A method of designing an integrated circuit, said integrated circuit comprising a functional circuit that achieves an actual operation function of the integrated circuit, a redundant circuit that is used based on a changeover from a defective circuit within the functional circuit, and a test circuit that carries out a test of detecting the defective circuit, the designing method comprising the step of:
designing a circuit in which said functional circuit is disposed between one output terminal of an input buffer circuit that outputs a signal from two output terminals and one input terminal of an output buffer circuit that inputs a signal to selective one of two input terminals, and of carrying out a verification of the timing of the functional circuit;
designing a circuit in which the test circuit is disposed between the other output terminal of said input buffer circuit and the other input terminal of said output buffer circuit; and
carrying out a verification of the timing of said test circuit.
6. A method of designing an integrated circuit, said integrated circuit comprising a functional circuit that achieves an actual operation function of the integrated circuit, a redundant circuit that is used based on a changeover from a defective circuit within the functional circuit, and a test circuit that carries out a test of detecting the defective circuit, the designing method comprising the step of:
designing a plurality of bi-directional buffer circuits each including an input buffer circuit that outputs a signal from two output terminals and an output buffer circuit that inputs a signal to a selective one of two input terminals, and a circuit having the functional circuit disposed between one output terminal of said input buffer circuit of one bi-directional buffer circuit and one input terminal of said output buffer circuit of an another bi-directional buffer circuit;
carrying out a verification of the timing of said functional circuit;
designing a circuit in which said test circuit is disposed between said other output terminal of said input buffer circuit of said one bi-directional buffer circuit and said other input terminal of said output buffer circuit of said another bi-directional buffer circuit; and
carrying out a verification of the timing of the test circuit.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-275515 | 2000-09-11 | ||
JP2000275515A JP2002093907A (en) | 2000-09-11 | 2000-09-11 | Integrated circuit and method for designing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020031850A1 true US20020031850A1 (en) | 2002-03-14 |
US6518593B2 US6518593B2 (en) | 2003-02-11 |
Family
ID=18761127
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/774,676 Expired - Fee Related US6518593B2 (en) | 2000-09-11 | 2001-02-01 | Integrated circuit and method of designing integrated circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US6518593B2 (en) |
JP (1) | JP2002093907A (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8571580B2 (en) * | 2006-06-01 | 2013-10-29 | Loopt Llc. | Displaying the location of individuals on an interactive map display on a mobile communication device |
US8201069B2 (en) * | 2008-07-01 | 2012-06-12 | International Business Machines Corporation | Cyclical redundancy code for use in a high-speed serial link |
US8139430B2 (en) * | 2008-07-01 | 2012-03-20 | International Business Machines Corporation | Power-on initialization and test for a cascade interconnect memory system |
US7895374B2 (en) * | 2008-07-01 | 2011-02-22 | International Business Machines Corporation | Dynamic segment sparing and repair in a memory system |
US8082475B2 (en) * | 2008-07-01 | 2011-12-20 | International Business Machines Corporation | Enhanced microprocessor interconnect with bit shadowing |
US20100005335A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Microprocessor interface with dynamic segment sparing and repair |
US8245105B2 (en) * | 2008-07-01 | 2012-08-14 | International Business Machines Corporation | Cascade interconnect memory system with enhanced reliability |
US8082474B2 (en) * | 2008-07-01 | 2011-12-20 | International Business Machines Corporation | Bit shadowing in a memory system |
US8234540B2 (en) * | 2008-07-01 | 2012-07-31 | International Business Machines Corporation | Error correcting code protected quasi-static bit communication on a high-speed bus |
US7979759B2 (en) * | 2009-01-08 | 2011-07-12 | International Business Machines Corporation | Test and bring-up of an enhanced cascade interconnect memory system |
US20100180154A1 (en) * | 2009-01-13 | 2010-07-15 | International Business Machines Corporation | Built In Self-Test of Memory Stressor |
DE102016102291B4 (en) * | 2016-02-10 | 2023-11-09 | Infineon Technologies Ag | SEMICONDUCTOR CHIP WITH BREAK DETECTION |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR910005601B1 (en) * | 1989-05-24 | 1991-07-31 | 삼성전자주식회사 | Semiconductor memory device having redundunt block |
US5406516A (en) * | 1992-01-17 | 1995-04-11 | Sharp Kabushiki Kaisha | Semiconductor memory device |
JPH10283796A (en) | 1997-04-07 | 1998-10-23 | Sony Corp | Semiconductor device |
JPH1174465A (en) | 1997-08-29 | 1999-03-16 | Hitachi Ltd | Semiconductor integrated circuit device |
JP3490273B2 (en) | 1997-12-03 | 2004-01-26 | 株式会社東芝 | Semiconductor integrated circuit device |
JP3786527B2 (en) | 1998-10-06 | 2006-06-14 | 富士通株式会社 | Semiconductor device and layout design method on semiconductor chip |
-
2000
- 2000-09-11 JP JP2000275515A patent/JP2002093907A/en active Pending
-
2001
- 2001-02-01 US US09/774,676 patent/US6518593B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2002093907A (en) | 2002-03-29 |
US6518593B2 (en) | 2003-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6518593B2 (en) | Integrated circuit and method of designing integrated circuit | |
US6845477B2 (en) | Semiconductor test device for conducting an operation test in parallel on many chips in a wafer test and semiconductor test method | |
US10916489B1 (en) | Memory core chip having TSVS | |
US6581199B2 (en) | Engineering-change method of semiconductor circuit | |
US6812557B2 (en) | Stacked type semiconductor device | |
US6499125B1 (en) | Method for inserting test circuit and method for converting test data | |
JPH11153650A (en) | Semiconductor integrated circuit device | |
EP0414014B1 (en) | Semiconductor device and method of testing the same | |
JPH10116500A (en) | Logic ic with memory built-in | |
EP0933644B1 (en) | Device scan testing | |
US6463562B1 (en) | Semiconductor device including macros and its testing method | |
US8080860B2 (en) | Semiconductor device and method of blowing fuse thereof | |
US7057946B2 (en) | Semiconductor integrated circuit having latching means capable of scanning | |
WO2001029569A1 (en) | Apparatus and method for programmable parametric toggle testing of digital cmos pads | |
US7178074B2 (en) | Method for testing functional circuit block | |
US20040188853A1 (en) | Semiconductor device | |
JPH0793172A (en) | Redundant block switching circuit | |
US7161382B2 (en) | General-purpose logic cell, general-purpose logic cell array using the same, and ASIC using general-purpose logic cell array | |
JPH04369120A (en) | Wiring delay time display device and automatic wiring device for field programmable gate array | |
US20040228167A1 (en) | Automatic floor-planning method capable of shortening floor-plan processing time | |
US6621171B2 (en) | Semiconductor device having a wire laid between pads | |
JPH05322988A (en) | Inspection method for electronic device | |
JP3868623B2 (en) | Output buffer circuit, semiconductor integrated circuit, and output buffer test method | |
US20030209790A1 (en) | Semiconductor memory module | |
JPH06176597A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAKABAYASHI, TSUTOMU;MORIZANE, SHIZUO;REEL/FRAME:011513/0384 Effective date: 20010118 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20110211 |