US20020012277A1 - Voltage raising circuit for semiconductor memory - Google Patents
Voltage raising circuit for semiconductor memory Download PDFInfo
- Publication number
- US20020012277A1 US20020012277A1 US09/531,499 US53149900A US2002012277A1 US 20020012277 A1 US20020012277 A1 US 20020012277A1 US 53149900 A US53149900 A US 53149900A US 2002012277 A1 US2002012277 A1 US 2002012277A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- source
- circuit
- output
- variation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
Definitions
- the present invention generally relates to semiconductor memories, and more particularly to a semiconductor memory in which a voltage raising circuit is capable of compensating a raised voltage for its variations caused by a source voltage and temperature.
- FIG. 1 shows a conventional flash memory.
- the flash memory comprises a cell array 101 , a reference cell 102 , a sense amplifier 103 , a control circuit 104 , a voltage raising circuit 105 , switches 102 through 123 , and MOS (metal oxide semiconductor) transistors 124 through 126 .
- MOS metal oxide semiconductor
- the cell array 101 consists of a plurality of memory cells 110 through 113 for storing data “1” or “0”.
- the control circuit 104 sends a voltage raising signal KICKB to the voltage raising circuit 105 .
- the voltage raising circuit 105 receives the KICKB signal, it raises and outputs a voltage to a node “a”.
- the control circuit 104 outputs a word-line selecting signal WSEL 0 to turn on the switch 120 .
- WSEL 0 the voltage raised by the voltage raising circuit is applied to the word line WL 0 .
- control circuit 104 outputs a bit-line selecting signal BSEL 0 to turn on the MOS transistor 124 .
- the control circuit 104 simultaneously outputs two selecting signals WSEL and BSEL to turn on the switch 123 and the MOS transistor 126 , respectively.
- WSEL and BSEL select signals
- an electric current flowing through the memory cell 110 and an electric current flowing through the reference cell 102 are inputted into the sense amplifier 103 , where the two electric currents are compared.
- the date “1” or “0” can be read out of the other memory cells 111 , 112 and 113 as the previously described.
- FIG. 2 is a graph showing various relationships between gate voltages Vg and drain currents Id with respect to the memory cells 110 through 113 of the cell array 101 and the reference cell 102 .
- a solid line 201 shows a relationship between the gate voltages Vg and the drain currents Id in a case where “1” is stored in the memory cells 110 through 113 of the cell array 101 .
- a solid line 202 shows a relationship between the gate voltages Vg and the drain currents Id in a case where “0” is stored in the memory cells 110 through 113 of the cell array 101 .
- a solid line 203 shows a relationship between the gate voltage Vg and the drain current Id of the reference cell 102 .
- a broken line 204 shows a case where a source voltage VCC is applied to gates of the memory cells 110 through 113 of the cell array 101 and the reference cell 102 .
- the stored data “1” can be identified by the sense amplifier 103 because a drain current of the memory cells 110 through 113 is larger than that of the reference cell 102 , whereas if the data “0” is stored therein, then the data “0” cannot be identified by the sense amplifier 103 because both of the drain currents are too small.
- FIG. 3 shows a conventional voltage raising circuit 105 .
- the conventional voltage raising circuit 105 comprises a pMOS transistor tr1, nMOS transistors tr2, tr3 and tr15, inverters 301 through 303 , capacitors Ca and Cb, and a clamp circuit 310 .
- the clamp circuit 310 consists of a pMOS transistor tr4, nMOS transistors tr5 and tr6, and inverters 304 and 305 .
- FIG. 4 shows operation timing of the conventional voltage raising circuit 105 .
- the pMOS transistor tr1 turns ON and a level of the KICKO signal become high.
- the nMOS transistor tr3 and the nMOS transistor tr15 turn OFF and the node bb4 becomes floating.
- a voltage applied to the node bb4 is raised higher than the source voltage VCC due to coupling by capacitance between a drain and a gate of the nMOS transistor tr2, and thereby the nMOS transistor tr2 turns ON so as to charge the capacitors Ca and Cb rapidly.
- the PMOS transistor 4 and the nMOS transistors tr5 and tr6 turn ON after two stage delay of inverter 304 and the inverter 305 .
- the clamp circuit 310 is actuated to apply a predetermined voltage thereof to the node bb4 and control an electric current flowing through the nMOS transistor tr2.
- a voltage applied to the node bb3 is controlled to a voltage that is just Vth, a threshold value of the nMOS transistor tr2, lower than the voltage applied to the node bb4. That is, the voltage applied to the node bb3 is (bb4-Vth) as shown in FIG. 4.
- a raised voltage Va applied to the node “a” can be obtained by taking the form
- Va VCC+[Ca/ ( Ca+Cb )] ⁇ bb 3
- VCC denotes the source voltage
- Ca denotes capacitance for raising a voltage
- Cb denotes parasitical capacitance of the node “a”
- bb3 denotes the voltage applied to the node bb3.
- Table 1 shows a dependency of the conventional voltage raising circuit of FIG. 3 on the source voltage VCC. TABLE 1 Source voltage VCC(V) 2.6 3.0 3.7 Voltage of Node “a” Va (V) 4.11 4.59 5.43 Voltage of node bb3 (V) 2.36 2.48 2.76
- Table 2 shows a dependency of the conventional voltage raising circuit of FIG. 3 on the temperature. TABLE 2 Temperature (° C.) ⁇ 55 25 140 Voltage of Node “a” Va (V) 4.65 4.59 4.48 Voltage of node bb3 (V) 2.56 2.48 2.31
- the conventional voltage raising circuit of FIG. 3 brings about such a problem that in the case where the source voltage VCC is low and the temperature is high, the data “0” may not be read out of the memory cells 110 through 113 of the cell array 101 , whereas in the case where the source voltage VCC is high and the temperature is low, the data “0” may be written into the memory cells 110 through 113 of the cell array 101 .
- Another and a more specific object of the present invention is to provide a voltage raising circuit of a semiconductor memory, said voltage raising circuit comprising:
- a compensating circuit having a negative dependency on a source voltage for controlling a variation of a raised voltage, said variation being caused by a variation of said source voltage.
- Still another object of the present invention is to provide a voltage raising circuit of a semiconductor memory, said voltage raising circuit comprising:
- a compensating circuit having a positive dependency on temperature for controlling a variation of a raised voltage, said variation being caused by a variation of said temperature.
- Still another object of the present invention is to provide a voltage raising circuit of a semiconductor memory, said voltage raising circuit comprising:
- a compensating circuit having:
- FIG. 1 is a schematic view showing a conventional flash memory
- FIG. 2 is a graph illustrating various relationships between gate voltages and drain currents of memory cells of a cell array and a reference cell;
- FIG. 3 is a circuit diagram showing a conventional voltage raising circuit
- FIG. 4 is an operation timing diagram of the conventional voltage raising circuit
- FIG. 5 is a schematic view showing a voltage raising circuit of the present invention.
- FIG. 5 is a schematic diagram for illustrating a voltage raising circuit of the preferred embodiment of the present invention.
- parts, which are the same as those shown in FIG. 3, are given the same reference numerals.
- the voltage raising circuit of the preferred embodiment of the present invention comprises an improved clamp circuit 501 , and two compensating circuits 502 and 503 which serve to compensate the source voltage VCC and the temperature.
- the compensating circuit 502 includes pMOS transistors tr11 and tr13, nMOS transistors tr12 and tr14, and a resistance R 1 .
- the compensating circuit 503 includes nMOS transistors tr9 and tr10. It should be noted that the nMOS transistors tr9 and tr10 each have a threshold value Vth lower than the other nMOS transistors do.
- the voltage raising circuit of the present invention comprises a node “Clamp”, which corresponds to a node bb6 within the clamp circuit 310 serving to control the node bb4 of FIG. 3.
- the node “Clamp” is controlled by the two compensating circuits 502 and 503 such that the node “Clamp” is given the negative dependency on the source voltage VCC and the positive dependency on the temperature so as to compensate the variations of the voltage Va.
- the voltage applied to the node bb3 has the positive dependency on the source voltage VCC.
- the node “Clamp” gives the node bb3 the negative dependency on the source voltage VCC.
- the compensating circuit 502 is a constant voltage circuit, where a node IN1 serving as a first output always outputs a constant voltage regardless of the source voltage VCC, whereas a node IN2 serving as a second output outputs a variable voltage that is raised with a raise of the source voltage VCC.
- the node IN1 is coupled to a gate of the nMOS transistor tr9 of the compensating circuit 503 .
- the output IN2 is coupled to a gate of the nMOS transistor tr10 of the compensating circuit 503 .
- a voltage applied to the node bb4 is just Vth, a threshold value of the pMOS transistor tr7, higher than the voltage applied to the node “Clamp”, and therefore the voltage applied to the node bb4 has the negative dependency on the source voltage VCC as well. Since a voltage applied to the node bb3 is just Vth, a threshold value of the nMOS transistor tr2, lower than that applied to the node “Clamp”, the node bb3 is compensated for its positive dependency on the source voltage VCC. As a result, the voltage Va applied to the node “a” is thus compensated for its positive dependency on the source voltage VCC.
- Table 3 shows the dependency of the voltage raising circuit of the present invention on the source voltage VCC. TABLE 3 Source voltage VCC(V) 2.6 3.0 3.7 Voltage of Node “a” Va (V) 4.15 4.46 4.99 Voltage of node bb3 (V) 2.60 2.48 2.24 Voltage of node “Clamp” (V) 1.42 0.900 0.325
- the resistance R 1 of the compensating circuit 502 is a positive resistance whose resistance value is increased when carrier mobility thereof is reduced with an increase in the temperature. Accordingly, the resistance R 1 has a positive temperature coefficient. Similarly, with respect to the MOS transistors, carrier mobility thereof is reduced with the increase of the temperature. However, the MOS transistors are higher than the resistance R 1 in a reduction ratio of the carrier mobility to the temperature.
- the node IN1 is connected to the gate of the nMOS transistor tr9 of the compensating circuit 503 .
- the node IN2 is connected to the gate of the nMOS transistor tr10 of the compensating circuit 503 .
- the voltage applied to the node IN2 is lowered with the increase in the temperature, the voltage applied to the node “Clamp” is raised.
- the node “Clamp” is kept having the positive dependency on the temperature.
- the voltage applied to the node bb4 is raised with the increase in the temperature, the node bb3 is compensated for its negative dependency on the temperature. As a result, the voltage Va applied to the node “a” is thus compensated for its negative dependency on the temperature.
- Table 4 shows the dependency of the voltage raising circuit of the present invention on the temperature. TABLE 4 Temperature (° C.) ⁇ 55 25 140 Voltage of Node “a” Va (V) 4.44 4.46 4.36 Voltage of node bb3 (V) 2.44 2.48 2.33 Voltage of node “Clamp” (V) 0.461 0.900 0.964
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Read Only Memory (AREA)
- Dram (AREA)
- Control Of Electrical Variables (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention generally relates to semiconductor memories, and more particularly to a semiconductor memory in which a voltage raising circuit is capable of compensating a raised voltage for its variations caused by a source voltage and temperature.
- 2. Description of the Related Art
- FIG. 1 shows a conventional flash memory. As shown in this diagram, the flash memory comprises a
cell array 101, areference cell 102, asense amplifier 103, acontrol circuit 104, a voltage raisingcircuit 105,switches 102 through 123, and MOS (metal oxide semiconductor)transistors 124 through 126. - Also, the
cell array 101 consists of a plurality ofmemory cells 110 through 113 for storing data “1” or “0”. - By way of example, a description is given below with respect to how the data is read out of the
memory cell 110 of thecell array 101 of the flash memory. - The
control circuit 104 sends a voltage raising signal KICKB to thevoltage raising circuit 105. When the voltage raisingcircuit 105 receives the KICKB signal, it raises and outputs a voltage to a node “a”. - Also, in order to select a word line WL0, the
control circuit 104 outputs a word-line selecting signal WSEL0 to turn on theswitch 120. Thus, the voltage raised by the voltage raising circuit is applied to the word line WL0. - Also, in order to select a bit line B0, the
control circuit 104 outputs a bit-line selecting signal BSEL0 to turn on theMOS transistor 124. - Also, in order to select a reference cell, the
control circuit 104 simultaneously outputs two selecting signals WSEL and BSEL to turn on theswitch 123 and theMOS transistor 126, respectively. Thus, an electric current flowing through thememory cell 110 and an electric current flowing through thereference cell 102 are inputted into thesense amplifier 103, where the two electric currents are compared. - If the electric current flowing through the
memory cell 110 is larger than the electric current flowing through thereference cell 102, then “1” is outputted from an output D of thesense amplifier 103, whereas if smaller, then “0” is outputted from the output D thereof. The date “1” or “0” is thus read out of thememory cell 110. - Similarly, the date “1” or “0” can be read out of the
other memory cells - FIG. 2 is a graph showing various relationships between gate voltages Vg and drain currents Id with respect to the
memory cells 110 through 113 of thecell array 101 and thereference cell 102. - As can be seen from FIG. 2, a
solid line 201 shows a relationship between the gate voltages Vg and the drain currents Id in a case where “1” is stored in thememory cells 110 through 113 of thecell array 101. Asolid line 202 shows a relationship between the gate voltages Vg and the drain currents Id in a case where “0” is stored in thememory cells 110 through 113 of thecell array 101. Asolid line 203 shows a relationship between the gate voltage Vg and the drain current Id of thereference cell 102. - Also, a
broken line 204 shows a case where a source voltage VCC is applied to gates of thememory cells 110 through 113 of thecell array 101 and thereference cell 102. In this case, if the data “1” is stored in thememory cells 110 through 113 of thecell array 101, then the stored data “1” can be identified by thesense amplifier 103 because a drain current of thememory cells 110 through 113 is larger than that of thereference cell 102, whereas if the data “0” is stored therein, then the data “0” cannot be identified by thesense amplifier 103 because both of the drain currents are too small. - For this reason, in the case of reading the data “1” or “0” out of the
memory cells 110 through 113, the voltage applied to the gates ofmemory cells 110 through 113 and thereference 102 should be raised to a voltage shown by abroken line 205. - Further, when the raised
voltage 205 is lowered to a voltage shown by abroken line 206 due to variations of the source voltage VCC and temperature, as previously described, the data “0” cannot be read out of thememory cells 110 through 113 of thecell array 101. On the other hand, when thevoltage 205 is raised to a voltage shown by abroken line 207 due to variations of the source voltage VCC and temperature, the data “0” may be written into thememory cells 110 through 113 of thecell array 101. - FIG. 3 shows a conventional
voltage raising circuit 105. - As shown in this diagram, the conventional voltage raising
circuit 105 comprises a pMOS transistor tr1, nMOS transistors tr2, tr3 and tr15,inverters 301 through 303, capacitors Ca and Cb, and aclamp circuit 310. - The
clamp circuit 310 consists of a pMOS transistor tr4, nMOS transistors tr5 and tr6, andinverters - Also, FIG. 4 shows operation timing of the conventional
voltage raising circuit 105. - Referring to FIGS. 3 and 4, when the KICKB signal is changed from a high level to a low level, the pMOS transistor tr1 turns ON and a level of the KICKO signal become high. At the same time, the nMOS transistor tr3 and the nMOS transistor tr15 turn OFF and the node bb4 becomes floating. A voltage applied to the node bb4 is raised higher than the source voltage VCC due to coupling by capacitance between a drain and a gate of the nMOS transistor tr2, and thereby the nMOS transistor tr2 turns ON so as to charge the capacitors Ca and Cb rapidly.
- While the KICK0 is at the high level, on the other hand, the PMOS transistor 4 and the nMOS transistors tr5 and tr6 turn ON after two stage delay of
inverter 304 and theinverter 305. Thereby, theclamp circuit 310 is actuated to apply a predetermined voltage thereof to the node bb4 and control an electric current flowing through the nMOS transistor tr2. Thus, a voltage applied to the node bb3 is controlled to a voltage that is just Vth, a threshold value of the nMOS transistor tr2, lower than the voltage applied to the node bb4. That is, the voltage applied to the node bb3 is (bb4-Vth) as shown in FIG. 4. - A raised voltage Va applied to the node “a” can be obtained by taking the form
- Va=VCC+[Ca/(Ca+Cb)]×bb3
- where VCC denotes the source voltage, Ca denotes capacitance for raising a voltage, Cb denotes parasitical capacitance of the node “a”, and bb3 denotes the voltage applied to the node bb3.
- When the KICKB is changed from the low level to the high level, the node bb3 becomes a ground level.
- It should be noted that it takes several nano-seconds to raise the voltage applied to the node bb3 to the predetermined voltage while the KICKB signal is kept at the low level, and thereafter it takes several tens of nano-seconds to make the KICKB signal be high again.
- Table 1 shows a dependency of the conventional voltage raising circuit of FIG. 3 on the source voltage VCC.
TABLE 1 Source voltage VCC(V) 2.6 3.0 3.7 Voltage of Node “a” Va (V) 4.11 4.59 5.43 Voltage of node bb3 (V) 2.36 2.48 2.76 - As can be understood from the Table 1, when the source voltage VCC is raised from 2.6 V to 3.7 V, the voltage Va applied to the node “a” is raised by 1.32 V from 4.11 V to 5.43 V. Accordingly, the voltage Va applied to the node “a” has the positive dependency on the source voltage VCC.
- Further, Table 2 shows a dependency of the conventional voltage raising circuit of FIG. 3 on the temperature.
TABLE 2 Temperature (° C.) −55 25 140 Voltage of Node “a” Va (V) 4.65 4.59 4.48 Voltage of node bb3 (V) 2.56 2.48 2.31 - As can be understood from the Table 2, when the temperature is raised from −55° C. to 140° C., the voltage Va applied to the node “a” is lowered by 0.17 V from 4.65 V to 4.48 V. This is because the higher the temperature is, the slower it is that the voltage applied to the node bb3 is controlled to a voltage determined by the
clamp circuit 310 in a given time. Accordingly, the voltage Va applied to the node “a” has the negative dependency on the temperature. - Thus, the higher the source voltage VCC and the lower the temperature become, the higher voltage Va applied to the node “a” becomes, to the contrary the lower the source voltage VCC and the higher the temperature become, the lower voltage Va applied to the node “a” becomes.
- As a result, the conventional voltage raising circuit of FIG. 3 brings about such a problem that in the case where the source voltage VCC is low and the temperature is high, the data “0” may not be read out of the
memory cells 110 through 113 of thecell array 101, whereas in the case where the source voltage VCC is high and the temperature is low, the data “0” may be written into thememory cells 110 through 113 of thecell array 101. - It is a general object of the present invention to provide a voltage raising circuit of a semiconductor memory, in which the above problem can be eliminated.
- Another and a more specific object of the present invention is to provide a voltage raising circuit of a semiconductor memory, said voltage raising circuit comprising:
- a compensating circuit having a negative dependency on a source voltage for controlling a variation of a raised voltage, said variation being caused by a variation of said source voltage.
- Still another object of the present invention is to provide a voltage raising circuit of a semiconductor memory, said voltage raising circuit comprising:
- a compensating circuit having a positive dependency on temperature for controlling a variation of a raised voltage, said variation being caused by a variation of said temperature.
- Still another object of the present invention is to provide a voltage raising circuit of a semiconductor memory, said voltage raising circuit comprising:
- a compensating circuit having:
- a negative dependency on a source voltage for controlling a first variation of a raised voltage, said first variation being caused by a variation of said source voltage; and
- a positive dependency on temperature for controlling a second variation of said raised voltage, said second variation being caused by a variation of said temperature.
- Other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings.
- FIG. 1 is a schematic view showing a conventional flash memory;
- FIG. 2 is a graph illustrating various relationships between gate voltages and drain currents of memory cells of a cell array and a reference cell;
- FIG. 3 is a circuit diagram showing a conventional voltage raising circuit;
- FIG. 4 is an operation timing diagram of the conventional voltage raising circuit; and
- FIG. 5 is a schematic view showing a voltage raising circuit of the present invention.
- With reference to the drawings, a description will be given below of a preferred embodiment of the present invention.
- FIG. 5 is a schematic diagram for illustrating a voltage raising circuit of the preferred embodiment of the present invention. In this diagram, parts, which are the same as those shown in FIG. 3, are given the same reference numerals.
- Unlike the conventional voltage raising circuit of FIG. 3, the voltage raising circuit of the preferred embodiment of the present invention comprises an
improved clamp circuit 501, and two compensatingcircuits - As shown in FIG. 5, the compensating
circuit 502 includes pMOS transistors tr11 and tr13, nMOS transistors tr12 and tr14, and a resistance R1. The compensatingcircuit 503, on the other hand, includes nMOS transistors tr9 and tr10. It should be noted that the nMOS transistors tr9 and tr10 each have a threshold value Vth lower than the other nMOS transistors do. - Further, the voltage raising circuit of the present invention comprises a node “Clamp”, which corresponds to a node bb6 within the
clamp circuit 310 serving to control the node bb4 of FIG. 3. The node “Clamp” is controlled by the two compensatingcircuits - First, a description is given below with respect to compensation for variations of the source voltage VCC.
- In the conventional voltage raising circuit shown in FIG. 3, the voltage applied to the node bb3 has the positive dependency on the source voltage VCC. In contrast, in the voltage raising circuit of the present invention shown in FIG. 5, the node “Clamp” gives the node bb3 the negative dependency on the source voltage VCC.
- The compensating
circuit 502 is a constant voltage circuit, where a node IN1 serving as a first output always outputs a constant voltage regardless of the source voltage VCC, whereas a node IN2 serving as a second output outputs a variable voltage that is raised with a raise of the source voltage VCC. - The node IN1 is coupled to a gate of the nMOS transistor tr9 of the compensating
circuit 503. The output IN2 is coupled to a gate of the nMOS transistor tr10 of the compensatingcircuit 503. Thereby, a voltage applied to the gate of the nMOS transistor tr9 is constant regardless of the source voltage VCC and a voltage applied to the output IN2 is raised with the raise of the source voltage VCC. As a result, a voltage applied to the node “Clamp” is lowered with the raise of the source voltage VCC. Thus, the voltage applied to the node “Clamp” has the negative dependency on the source voltage VCC. On the other hand, a voltage applied to the node bb4 is just Vth, a threshold value of the pMOS transistor tr7, higher than the voltage applied to the node “Clamp”, and therefore the voltage applied to the node bb4 has the negative dependency on the source voltage VCC as well. Since a voltage applied to the node bb3 is just Vth, a threshold value of the nMOS transistor tr2, lower than that applied to the node “Clamp”, the node bb3 is compensated for its positive dependency on the source voltage VCC. As a result, the voltage Va applied to the node “a” is thus compensated for its positive dependency on the source voltage VCC. - Table 3 shows the dependency of the voltage raising circuit of the present invention on the source voltage VCC.
TABLE 3 Source voltage VCC(V) 2.6 3.0 3.7 Voltage of Node “a” Va (V) 4.15 4.46 4.99 Voltage of node bb3 (V) 2.60 2.48 2.24 Voltage of node “Clamp” (V) 1.42 0.900 0.325 - Referring back to in the Table 1, in the conventional voltage raising circuit of FIG. 3, when the source voltage VCC is raised from 2.6 V to 3.7 V, the voltage Va applied to the node “a” is raised by 1.32 V from 4.11 V to 5.43 V. In the voltage raising circuit of the present invention, however, as can be understood from the Table 3, when the source voltage VCC is raised by 1.1 V from 2.6 V to 3.7 V, the voltage Va applied to the node “a” is raised by 0.84 V from 4.15 V to 4.99 V. Accordingly, the raise of the voltage Va of the node “a” of the present invention is reduced compared to that of the Table 1. As a result, the positive dependency of the voltage Va on the source voltage VCC is reduced.
- Second, a description is given below with respect to compensation for the variations of the temperature.
- The resistance R1 of the compensating
circuit 502 is a positive resistance whose resistance value is increased when carrier mobility thereof is reduced with an increase in the temperature. Accordingly, the resistance R1 has a positive temperature coefficient. Similarly, with respect to the MOS transistors, carrier mobility thereof is reduced with the increase of the temperature. However, the MOS transistors are higher than the resistance R1 in a reduction ratio of the carrier mobility to the temperature. - When the temperature is increased, an electric current I flowing through the nMOS transistor tr12 is decreased. Thereby, a voltage applied to a source n1 of the nMOS transistor tr12 is lowered. Since the voltage applied to the node IN1 of the compensating
circuit 502 is somewhat raised but the raise thereof is very small, a voltage applied between the gate and the source n1 of the nMOS transistor tr12 is raised so as to compensate the electric current I. However, since the pMOS transistor tr11 is not compensated with respect to the temperature, a channel resistance is increased when the carrier mobility thereof is reduced with the increase of the temperature and the voltage applied to the note IN2 is lowered. - When the voltage applied to the node IN2 is lowered, a voltage applied between a gate and a source of the pMOS transistor tr13 is raised and an electric current flowing therethrough is increased. However, since the carrier mobility of the PMOS transistor tr13 is reduced with the increase in the temperature, the increase in the electric current flowing therethrough is a little. As a result, the voltage applied to the node IN1 is raised a little.
- The node IN1 is connected to the gate of the nMOS transistor tr9 of the compensating
circuit 503. The node IN2 is connected to the gate of the nMOS transistor tr10 of the compensatingcircuit 503. When the voltage applied to the node IN2 is lowered with the increase in the temperature, the voltage applied to the node “Clamp” is raised. Thus, the node “Clamp” is kept having the positive dependency on the temperature. - Similar to the compensation for the positive dependency on the source voltage with respect to the voltage Va, the voltage applied to the node bb4 is raised with the increase in the temperature, the node bb3 is compensated for its negative dependency on the temperature. As a result, the voltage Va applied to the node “a” is thus compensated for its negative dependency on the temperature.
- Table 4 shows the dependency of the voltage raising circuit of the present invention on the temperature.
TABLE 4 Temperature (° C.) −55 25 140 Voltage of Node “a” Va (V) 4.44 4.46 4.36 Voltage of node bb3 (V) 2.44 2.48 2.33 Voltage of node “Clamp” (V) 0.461 0.900 0.964 - Referring back to Table 2, in the conventional voltage raising circuit of FIG. 3, when the temperature is raised from −55° C. to 140° C., the voltage Va applied to the node “a” is lowered by 0.17 V from 4.65 V to 4.48 V. By contrast, in the voltage raising circuit of the present invention, as can be understood from the Table 4, when the temperature is increased from −55° C. to 140° C., the voltage Va is lowered by 0.08 V from 4.44 V to 4.36 V. Accordingly, the drop of the voltage Va is reduced compared to that in the Table 2. As a result, the negative dependency of the voltage Va on the temperature is reduced.
- The above description is provided in order to enable any person skilled in the art to make and use the invention and sets forth the best mode contemplated by the inventor for carrying out their invention.
- Although the present invention has been described in terms of various embodiments, it is not intended that the invention be limited to these embodiments. Modification within the spirit of the invention will be apparent to those skilled in the art.
- The present application is based on Japanese priority application No. 11-205290 filed on Jul. 19, 1999, the entire contents of which are hereby incorporated by reference.
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11-205290 | 1999-07-19 | ||
JP20529099A JP3753898B2 (en) | 1999-07-19 | 1999-07-19 | Boost circuit for semiconductor memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020012277A1 true US20020012277A1 (en) | 2002-01-31 |
US6400615B2 US6400615B2 (en) | 2002-06-04 |
Family
ID=16504533
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/531,499 Expired - Lifetime US6400615B2 (en) | 1999-07-19 | 2000-03-21 | Voltage raising circuit for semiconductor memory |
Country Status (4)
Country | Link |
---|---|
US (1) | US6400615B2 (en) |
JP (1) | JP3753898B2 (en) |
KR (1) | KR100596082B1 (en) |
TW (1) | TW468272B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090196326A1 (en) * | 2008-02-04 | 2009-08-06 | Renesas Technology Corp. | Semiconductor device |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6351420B1 (en) * | 2000-02-07 | 2002-02-26 | Advanced Micro Devices, Inc. | Voltage boost level clamping circuit for a flash memory |
WO2006025081A1 (en) * | 2004-08-30 | 2006-03-09 | Spansion Llc | Semiconductor device and word line boosting method |
US7342831B2 (en) * | 2006-06-16 | 2008-03-11 | Sandisk Corporation | System for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates |
US7391650B2 (en) * | 2006-06-16 | 2008-06-24 | Sandisk Corporation | Method for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates |
JP2008077705A (en) | 2006-09-19 | 2008-04-03 | Fujitsu Ltd | Semiconductor memory device |
US7447079B2 (en) * | 2007-04-05 | 2008-11-04 | Sandisk Corporation | Method for sensing negative threshold voltages in non-volatile storage using current sensing |
JP2011118982A (en) * | 2009-12-03 | 2011-06-16 | Toppan Printing Co Ltd | Flash memory |
US9685223B2 (en) * | 2013-11-14 | 2017-06-20 | Taiwan Semiconductor Manufacturing Company Limited | Voltage controller |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4879505A (en) * | 1986-12-23 | 1989-11-07 | Analog Devices, Inc. | Temperature and power supply compensation circuit for integrated circuits |
IT1258242B (en) * | 1991-11-07 | 1996-02-22 | Samsung Electronics Co Ltd | SEMICONDUCTOR MEMORY DEVICE INCLUDING SUPPLY VOLTAGE PUMPING CIRCUIT |
JP2822791B2 (en) * | 1992-06-30 | 1998-11-11 | 日本電気株式会社 | Semiconductor device |
US5602790A (en) * | 1995-08-15 | 1997-02-11 | Micron Technology, Inc. | Memory device with MOS transistors having bodies biased by temperature-compensated voltage |
JP2924774B2 (en) * | 1996-03-28 | 1999-07-26 | 日本電気株式会社 | Nonvolatile semiconductor memory device |
KR100253645B1 (en) * | 1996-09-13 | 2000-04-15 | 윤종용 | Reference voltage generating circuit |
US5808506A (en) * | 1996-10-01 | 1998-09-15 | Information Storage Devices, Inc. | MOS charge pump generation and regulation method and apparatus |
US5994945A (en) * | 1998-03-16 | 1999-11-30 | Integrated Device Technology, Inc. | Circuit for compensating for variations in both temperature and supply voltage |
-
1999
- 1999-07-19 JP JP20529099A patent/JP3753898B2/en not_active Expired - Fee Related
-
2000
- 2000-03-21 US US09/531,499 patent/US6400615B2/en not_active Expired - Lifetime
- 2000-04-01 TW TW089106165A patent/TW468272B/en not_active IP Right Cessation
- 2000-04-03 KR KR1020000017247A patent/KR100596082B1/en not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090196326A1 (en) * | 2008-02-04 | 2009-08-06 | Renesas Technology Corp. | Semiconductor device |
US8061895B2 (en) * | 2008-02-04 | 2011-11-22 | Renesas Electronics Corporation | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US6400615B2 (en) | 2002-06-04 |
KR20010029613A (en) | 2001-04-06 |
KR100596082B1 (en) | 2006-07-05 |
JP2001035174A (en) | 2001-02-09 |
TW468272B (en) | 2001-12-11 |
JP3753898B2 (en) | 2006-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5594687A (en) | Completely complementary MOS memory cell with tunneling through the NMOS and PMOS transistors during program and erase | |
KR100373223B1 (en) | Semiconductor device | |
US5109187A (en) | CMOS voltage reference | |
US5504452A (en) | Semiconductor integrated circuit operating at dropped external power voltage | |
EP0808502B1 (en) | Fast-sensing amplifier for flash memory | |
US6456549B1 (en) | Sense amplifier circuit and semiconductor storage device | |
US4375600A (en) | Sense amplifier for integrated memory array | |
US20020060930A1 (en) | Semiconductor integrated circuit device | |
US6897684B2 (en) | Input buffer circuit and semiconductor memory device | |
US6222780B1 (en) | High-speed SRAM having a stable cell ratio | |
US6865129B2 (en) | Differential amplifier circuit with high amplification factor and semiconductor memory device using the differential amplifier circuit | |
US20020012277A1 (en) | Voltage raising circuit for semiconductor memory | |
JPH0587914B2 (en) | ||
US6292418B1 (en) | Semiconductor memory device | |
US7999592B2 (en) | Delay circuit of semiconductor device | |
US7321513B2 (en) | Semiconductor device and method of generating a reference voltage therefor | |
US5710739A (en) | Reading circuit for memory cells | |
US6501817B2 (en) | Area efficient redundancy multiplexer circuit technique for integrated circuit devices providing significantly reduced parasitic capacitance | |
US5592414A (en) | Memory cell circuit independently controlled in writing and reading | |
US5327376A (en) | Static memory cell | |
US6768678B1 (en) | Data sensing method used in a memory cell circuit | |
US4839863A (en) | Memory cell circuit | |
JP2000514586A (en) | Sense amplifier for semiconductor memory cell having compensation device for threshold voltage difference in sense amplifier transistor | |
US5291441A (en) | Electrically programmable read only memory device with timing detector for increasing address decoding signal | |
US6166945A (en) | Method for controlling memory cell having long refresh interval |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EINAGA, YUICHI;REEL/FRAME:010697/0663 Effective date: 20000309 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645 Effective date: 20081104 Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645 Effective date: 20081104 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024982/0245 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: SOCIONEXT INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:035508/0637 Effective date: 20150302 |