US20020010882A1 - Integrated circuit device and its control method - Google Patents
Integrated circuit device and its control method Download PDFInfo
- Publication number
- US20020010882A1 US20020010882A1 US09/123,525 US12352598A US2002010882A1 US 20020010882 A1 US20020010882 A1 US 20020010882A1 US 12352598 A US12352598 A US 12352598A US 2002010882 A1 US2002010882 A1 US 2002010882A1
- Authority
- US
- United States
- Prior art keywords
- trace
- data
- integrated circuit
- buffer
- circuit device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3636—Software debugging by tracing the execution of the program
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
Definitions
- the present invention relates to an integrated circuit device having at least a central processing unit and a trace buffer and to its operation control method.
- an integrated circuit device has been used in various types of data processing.
- This type of integrated circuit has a central processing unit, such as a Central Processing Unit (CPU) core, which reads a program for execution of data processing.
- CPU Central Processing Unit
- the user program is read into the central processing unit for execution of data processing, and trace data generated by the central processing unit during execution of data processing is collected by the debug device.
- Checking the collected trace data which is the execution history data on the central processing unit, shows how the central processing unit performed data processing during execution of the user program.
- trace data need not be output to an external device when the integrated circuit device described above is used in a production run
- the trace data is output via the debug interface provided for debugging purposes only.
- this debug interface is structured most simply because it is not used during a production run. That is, the debug interface is usually structured as a single serial port through which trace data is output serially.
- connecting the debug device to the conventional integrated circuit device allows trace data to be collected from the central processing unit which executes data processing requested by the user program. Collected trace data is then used in checking the behavior of the central processing unit.
- trace data is output serially from one serial port of the integrated circuit device
- some trace data collected by the debug device may be lost if trace data is generated faster than it is sent serially to the debug device. This happens more frequently when the speed at which central processing unit outputs trace data is not constant. In this case, the speed at which trace data is output by the central processing unit tends to instantaneously exceed the maximum speed at which trace data is sent from the serial port to the debug device.
- an integrated circuit device comprising a central processing unit executing data processing in response to an interrupt signal and outputting trace data during execution; a trace buffer temporarily storing the trace data; a serial port used to output the trace data to an external unit; and a buffer monitoring circuit causing to suspend the data processing according to the usage amount of the trace buffer
- the trace buffer comprises means for detecting the amount of trace data that is input in parallel; means for converting the trace data from parallel to serial; and a plurality of shift registers sequentially storing the trace data that has been converted to serial
- the buffer monitoring circuit comprises means for calculating, based on the detected amount of trace data, the number of shift registers to be used; means for outputting an interrupt signal to the processor according to the calculated number of shift registers; means for outputting rotate instruction data according to the calculated number of shift registers; and means for generating a shift/load signal for the plurality of shift registers according to the calculated number of shift registers.
- the central processing unit outputs trace data serially to the serial port during data processing. Therefore, connecting a debug device to the serial port allows a user to collect trace data.
- the trace data is temporarily stored in the trace buffer, it is output to the serial port at a constant speed even when the central processing unit outputs the trace data at a speed that is not constant.
- the central processing unit suspends data processing, thus making it possible to collect all trace data output by the central processing unit.
- this simply-structure device is capable of calculating the approximate usage amount of the trace buffer without having to monitor the trace buffer usage.
- this integrated circuit device converts from parallel to serial the trace data entered into the trace buffer and then sequentially stores the converted data into the plurality of shift registers, allowing the trace data from the central processing unit to be stored in the trace buffer efficiently.
- a method of controlling an integrated circuit device comprising a central processing unit for outputting trace data, a trace buffer for temporarily storing the trace data, and a serial port for outputting the trace data to an external unit, the method comprising the steps of executing data processing in accordance with a program and outputting the trace data indicating an execution history; temporarily storing the trace data according to a usage amount of the trace buffer; and outputting the trace data temporarily stored in the trace buffer to the external unit via the serial port.
- the central processing unit outputs trace data serially to the serial port during data processing. Therefore, connecting a debug device to the serial port allows a user to collect trace data.
- the trace data is temporarily stored in the trace buffer, it is output to the serial port at a constant speed even when the central processing unit outputs the trace data at a speed that is not constant.
- the central processing unit suspends data processing, thus making it possible to collect all trace data output by the central processing unit.
- FIG. 1 is a block diagram depicting the configuration of a microprocessor, which is an integrated circuit device, and a debug device used in an embodiment of the present invention.
- FIG. 2 is a block diagram depicting a trace buffer and a buffer monitoring circuit of the microprocessor.
- FIG. 1 is a block diagram depicting the internal structure of the integrated circuit device used in the embodiment
- FIG. 2 is a block diagram showing an internal tracer.
- a microprocessor 100 used as the integrated circuit device in this embodiment has a CPU core (processor) 1 which is the central processing unit executing various types of data processing.
- a trace buffer 3 is connected via a parallel bus 2 to a predetermined output terminal on this CPU core 1 .
- a buffer monitoring circuit (trace controller) 4 is connected to an input terminal of the trace buffer 3 and to a predetermined control terminal of the CPU core 1 .
- the CPU core 1 executes various types of data processing requested by a program and outputs trace data indicating the execution history.
- the trace buffer 3 temporarily stores trace data that is output in parallel by the CPU core 1 .
- the buffer monitoring circuit 4 suspends the data processing of the CPU core 1 and, when a preset period of time elapses, releases the suspension of data processing of the CPU core 1 .
- a serial port 6 one of the connection terminals of the debug interface (not shown in the figure), is connected via a serial bus 5 to the output terminal of the trace buffer 3 . And, a trace memory 11 of an independent and removable debug device 200 is connected to the serial port 6 via a serial connector 12 .
- Trace data temporarily stored in the trace buffer 3 is output serially via the serial port 6 .
- the debug device 200 gets the trace data serially output from the microprocessor 100 , and stores it in the trace memory 11 .
- the trace buffer 3 comprises an input control block (detector) 21 , a rotate circuit 22 which acts as a data conversion circuit, and a plurality of shift registers 23 to 27 .
- the rotate circuit 22 is connected to the parallel bus 2 via the input control block 21 , and the serially-connected shift registers 23 - 26 are connected to the rotate circuit 22 .
- the last shift register 26 is connected to the serial bus 5 via a shift register 27 .
- the buffer monitoring circuit 4 comprises a buffer pointer counter (calculator) 31 , a rotate instruction block 32 , a signal generation block 33 , and a number-of-shift-registers monitor block 34 (Blocks 32 , 33 , and 34 are collectively called a signal generator).
- the buffer pointer counter 31 is connected to the input control block 21 . And, to the buffer pointer counter 31 , the rotate instruction block 32 , the signal generating block 33 , and the number-of-shift-registers monitor block 34 are connected.
- the rotate instruction block 32 is connected to the rotate circuit 22 , the signal generation block 33 is connected to the shift registers 23 - 26 , and the number-of-shift-registers monitor block 34 is connected to the control terminal on the CPU core 1 .
- the input control block 21 of the trace buffer 3 checks the amount of trace data that is received in parallel via the parallel bus 2 . Then, based on the amount of trace data checked by the input control block 21 , the buffer pointer counter 31 of the buffer monitoring circuit 4 calculates the number of shift registers 23 - 26 in the trace buffer 3 to be used for storing the trace data.
- the rotate instruction block 32 Based on the number of shift registers calculated by the buffer pointer counter 31 as described above, the rotate instruction block 32 sends a rotate instruction to the rotate circuit 22 . Upon receiving the instruction, the rotate circuit 22 converts the trace data from parallel to serial. Also, based on the number of shift registers calculated above, the signal generation block 33 generates a shift/load signal for the shift registers 23 - 26 . This signal causes the four serially-connected shift registers, 23 - 26 , to sequentially store the serially-converted trace data.
- the number-of-shift-registers monitor block 34 contains a preset number. For example, it contains 2 . This number indicates the maximum allowable number of shift registers 23 - 26 which may be used for storing data. When the number of shift registers calculated as described above exceeds this maximum allowable number (2 in the above example), the number-of-shift-registers monitor block 34 sends to the CPU core 1 an interrupt signal BRKINT for debug to suspend the generation of debug data.
- BRKINT interrupt signal
- the number-of-shift-registers monitor block 34 has a clock mechanism such as an internal clock. When a preset time has elapsed from the time the interrupt signal BRKINT is generated, the number-of-shift-registers monitor block 34 stops sending the interrupt signal to allow the CPU core 1 to resume generating debug data.
- a separate external memory (not shown in the figure) containing a user program is connected to the microprocessor 100 used in this embodiment.
- the CPU core 1 reads the user program from the external memory for execution of various types of data processing.
- connecting the serial connector 12 of the debug device 200 to the serial port 6 of the microprocessor 100 allows the debug device 200 to receive trace data generated by the CPU core 1 of the microprocessor 100 during data processing.
- the debug device 200 uses this trace data for checking the internal operation of the microprocessor 100 .
- the microprocessor 100 used in the embodiment temporarily stores trace data, generated by the CPU core 1 during data processing, into the trace buffer 3 before outputting it to an external device via the serial port 6 .
- This makes it possible for trace data to be output from the serial port 6 at a constant speed even if the CPU core 1 outputs trace data speedily and irregularly, enabling the debug device 200 to receive trace data without loss.
- trace data output by the CPU core 1 is converted from parallel to serial before it is stored sequentially into the plurality of serially-connected registers, 23 - 26 , in the trace buffer 3 .
- This structure allows the trace buffer 3 to receive trace data without taking up much buffer space and to output trace data serially, preventing the circuit from getting large while still allowing much trace data to be stored temporarily.
- a trace buffer 3 with this structure is described in detail in Japanese Patent Laid-Open Publication No. A-9-45346.
- the buffer monitoring circuit 4 tells the CPU core 1 to suspend data processing. This allows all trace data from the CPU core 1 to be temporarily stored in the trace buffer 3 , enabling the debug device 200 to get trace data without loss.
- trace data temporarily stored in the trace buffer 3 is output to an external device at a constant speed via the serial port 6 . Therefore, given the amount of trace data sent to the trace buffer 3 , it is possible to calculate the usage amount of the trace buffer 3 .
- the monitoring circuit 4 of the microprocessor 100 calculates the usage amount of the trace buffer 3 from the amount of trace data sent from the CPU core 1 to the trace buffer 3 . This simple structure makes it possible to calculate the approximate usage amount of the trace buffer 3 , eliminating the need to actually monitor the usage amount of the trace buffer 3 .
- the buffer monitoring circuit 4 calculates the number of shift registers in use to find the usage amount of the trace buffer 3 . For example, if two shift registers are used when there are four, the buffer monitoring circuit 4 tells the CPU core 1 to suspend outputting trace data. This ensures that all trace data output from the CPU core 1 is stored temporarily in the trace buffer 3 .
- the buffer monitoring circuit 4 allows the CPU core 1 to resume outputting trace data. That is, as trace data is output sequentially from the trace buffer 3 at a constant speed, the usage amount of the trace buffer 3 will be decreased, within the predetermined time, to a predetermined amount that is low enough to receive trace data temporarily.
- the buffer monitoring circuit 4 is implemented by logical circuits.
- the buffer monitoring circuit 4 may also be implemented by a program and a processor.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to an integrated circuit device having at least a central processing unit and a trace buffer and to its operation control method.
- 2. Description of the Related Art
- Conventionally, an integrated circuit device has been used in various types of data processing. This type of integrated circuit has a central processing unit, such as a Central Processing Unit (CPU) core, which reads a program for execution of data processing.
- When this type of integrated circuit is in the process of development, it is necessary to test the internal operation. One of the methods for testing the internal operation is tracing the behavior of the central processing unit. When performing the trace, an external memory containing a user program is connected to the external bus of the integrated circuit device with a debug device, such as an In-Circuit Emulator (ICE) system, connected to the debug interface (I/F) of the integrated circuit.
- To do the test, the user program is read into the central processing unit for execution of data processing, and trace data generated by the central processing unit during execution of data processing is collected by the debug device. Checking the collected trace data, which is the execution history data on the central processing unit, shows how the central processing unit performed data processing during execution of the user program.
- Because trace data need not be output to an external device when the integrated circuit device described above is used in a production run, the trace data is output via the debug interface provided for debugging purposes only. In addition, this debug interface is structured most simply because it is not used during a production run. That is, the debug interface is usually structured as a single serial port through which trace data is output serially.
- As described above, connecting the debug device to the conventional integrated circuit device allows trace data to be collected from the central processing unit which executes data processing requested by the user program. Collected trace data is then used in checking the behavior of the central processing unit.
- However, since trace data is output serially from one serial port of the integrated circuit device, some trace data collected by the debug device may be lost if trace data is generated faster than it is sent serially to the debug device. This happens more frequently when the speed at which central processing unit outputs trace data is not constant. In this case, the speed at which trace data is output by the central processing unit tends to instantaneously exceed the maximum speed at which trace data is sent from the serial port to the debug device.
- In view of the foregoing, it is an object of the present invention to provide an integrated circuit device sending trace data generated by a central processing unit to a debug device without loss and a method of controlling the operation of the integrated circuit device.
- According to one aspect of the present invention, there is provided an integrated circuit device comprising a central processing unit executing data processing in response to an interrupt signal and outputting trace data during execution; a trace buffer temporarily storing the trace data; a serial port used to output the trace data to an external unit; and a buffer monitoring circuit causing to suspend the data processing according to the usage amount of the trace buffer, wherein the trace buffer comprises means for detecting the amount of trace data that is input in parallel; means for converting the trace data from parallel to serial; and a plurality of shift registers sequentially storing the trace data that has been converted to serial; and wherein the buffer monitoring circuit comprises means for calculating, based on the detected amount of trace data, the number of shift registers to be used; means for outputting an interrupt signal to the processor according to the calculated number of shift registers; means for outputting rotate instruction data according to the calculated number of shift registers; and means for generating a shift/load signal for the plurality of shift registers according to the calculated number of shift registers.
- With this invention, the central processing unit outputs trace data serially to the serial port during data processing. Therefore, connecting a debug device to the serial port allows a user to collect trace data. In this case, because the trace data is temporarily stored in the trace buffer, it is output to the serial port at a constant speed even when the central processing unit outputs the trace data at a speed that is not constant. When the amount of temporarily-stored trace data exceeds a maximum allowable amount that is predetermined, the central processing unit suspends data processing, thus making it possible to collect all trace data output by the central processing unit. In addition, this simply-structure device is capable of calculating the approximate usage amount of the trace buffer without having to monitor the trace buffer usage. And, this integrated circuit device converts from parallel to serial the trace data entered into the trace buffer and then sequentially stores the converted data into the plurality of shift registers, allowing the trace data from the central processing unit to be stored in the trace buffer efficiently.
- According to another aspect of the present invention, there is provided a method of controlling an integrated circuit device comprising a central processing unit for outputting trace data, a trace buffer for temporarily storing the trace data, and a serial port for outputting the trace data to an external unit, the method comprising the steps of executing data processing in accordance with a program and outputting the trace data indicating an execution history; temporarily storing the trace data according to a usage amount of the trace buffer; and outputting the trace data temporarily stored in the trace buffer to the external unit via the serial port.
- With this invention, the central processing unit outputs trace data serially to the serial port during data processing. Therefore, connecting a debug device to the serial port allows a user to collect trace data. In this case, because the trace data is temporarily stored in the trace buffer, it is output to the serial port at a constant speed even when the central processing unit outputs the trace data at a speed that is not constant. When the amount of temporarily-stored trace data exceeds a maximum allowable amount that is predetermined, the central processing unit suspends data processing, thus making it possible to collect all trace data output by the central processing unit.
- FIG. 1 is a block diagram depicting the configuration of a microprocessor, which is an integrated circuit device, and a debug device used in an embodiment of the present invention; and
- FIG. 2 is a block diagram depicting a trace buffer and a buffer monitoring circuit of the microprocessor.
- Referring to FIGS. 1 and 2, the following describes an embodiment of the present invention. FIG. 1 is a block diagram depicting the internal structure of the integrated circuit device used in the embodiment, and FIG. 2 is a block diagram showing an internal tracer.
- As shown in FIG. 1, a
microprocessor 100 used as the integrated circuit device in this embodiment has a CPU core (processor) 1 which is the central processing unit executing various types of data processing. Atrace buffer 3 is connected via aparallel bus 2 to a predetermined output terminal on this CPU core 1. A buffer monitoring circuit (trace controller) 4 is connected to an input terminal of thetrace buffer 3 and to a predetermined control terminal of the CPU core 1. - The CPU core1 executes various types of data processing requested by a program and outputs trace data indicating the execution history. The
trace buffer 3 temporarily stores trace data that is output in parallel by the CPU core 1. When the usage amount of thetrace buffer 3 exceeds a preset threshold, thebuffer monitoring circuit 4 suspends the data processing of the CPU core 1 and, when a preset period of time elapses, releases the suspension of data processing of the CPU core 1. - A
serial port 6, one of the connection terminals of the debug interface (not shown in the figure), is connected via aserial bus 5 to the output terminal of thetrace buffer 3. And, atrace memory 11 of an independent andremovable debug device 200 is connected to theserial port 6 via aserial connector 12. - Trace data temporarily stored in the
trace buffer 3 is output serially via theserial port 6. Thedebug device 200 gets the trace data serially output from themicroprocessor 100, and stores it in thetrace memory 11. - As shown in FIG. 2, the
trace buffer 3 comprises an input control block (detector) 21, arotate circuit 22 which acts as a data conversion circuit, and a plurality ofshift registers 23 to 27. Therotate circuit 22 is connected to theparallel bus 2 via theinput control block 21, and the serially-connected shift registers 23-26 are connected to therotate circuit 22. Thelast shift register 26 is connected to theserial bus 5 via ashift register 27. - The
buffer monitoring circuit 4 comprises a buffer pointer counter (calculator) 31, arotate instruction block 32, asignal generation block 33, and a number-of-shift-registers monitor block 34 (Blocks buffer pointer counter 31 is connected to theinput control block 21. And, to thebuffer pointer counter 31, therotate instruction block 32, thesignal generating block 33, and the number-of-shift-registers monitor block 34 are connected. - The
rotate instruction block 32 is connected to therotate circuit 22, thesignal generation block 33 is connected to the shift registers 23-26, and the number-of-shift-registers monitor block 34 is connected to the control terminal on the CPU core 1. - The
input control block 21 of thetrace buffer 3 checks the amount of trace data that is received in parallel via theparallel bus 2. Then, based on the amount of trace data checked by theinput control block 21, thebuffer pointer counter 31 of thebuffer monitoring circuit 4 calculates the number of shift registers 23-26 in thetrace buffer 3 to be used for storing the trace data. - Based on the number of shift registers calculated by the
buffer pointer counter 31 as described above, therotate instruction block 32 sends a rotate instruction to therotate circuit 22. Upon receiving the instruction, therotate circuit 22 converts the trace data from parallel to serial. Also, based on the number of shift registers calculated above, thesignal generation block 33 generates a shift/load signal for the shift registers 23-26. This signal causes the four serially-connected shift registers, 23-26, to sequentially store the serially-converted trace data. - Initially, the number-of-shift-
registers monitor block 34 contains a preset number. For example, it contains 2. This number indicates the maximum allowable number of shift registers 23-26 which may be used for storing data. When the number of shift registers calculated as described above exceeds this maximum allowable number (2 in the above example), the number-of-shift-registers monitorblock 34 sends to the CPU core 1 an interrupt signal BRKINT for debug to suspend the generation of debug data. - The number-of-shift-registers monitor
block 34 has a clock mechanism such as an internal clock. When a preset time has elapsed from the time the interrupt signal BRKINT is generated, the number-of-shift-registers monitorblock 34 stops sending the interrupt signal to allow the CPU core 1 to resume generating debug data. - In the configuration described above, a separate external memory (not shown in the figure) containing a user program is connected to the
microprocessor 100 used in this embodiment. The CPU core 1 reads the user program from the external memory for execution of various types of data processing. - Then, connecting the
serial connector 12 of thedebug device 200 to theserial port 6 of themicroprocessor 100 allows thedebug device 200 to receive trace data generated by the CPU core 1 of themicroprocessor 100 during data processing. Thedebug device 200 uses this trace data for checking the internal operation of themicroprocessor 100. - And, the
microprocessor 100 used in the embodiment temporarily stores trace data, generated by the CPU core 1 during data processing, into thetrace buffer 3 before outputting it to an external device via theserial port 6. This makes it possible for trace data to be output from theserial port 6 at a constant speed even if the CPU core 1 outputs trace data speedily and irregularly, enabling thedebug device 200 to receive trace data without loss. - In this embodiment, it should be noted that trace data output by the CPU core1 is converted from parallel to serial before it is stored sequentially into the plurality of serially-connected registers, 23-26, in the
trace buffer 3. This structure allows thetrace buffer 3 to receive trace data without taking up much buffer space and to output trace data serially, preventing the circuit from getting large while still allowing much trace data to be stored temporarily. Atrace buffer 3 with this structure is described in detail in Japanese Patent Laid-Open Publication No. A-9-45346. - In addition, when the usage amount of the
trace buffer 3 in which trace data is temporarily stored exceeds a preset maximum allowable amount, thebuffer monitoring circuit 4 tells the CPU core 1 to suspend data processing. This allows all trace data from the CPU core 1 to be temporarily stored in thetrace buffer 3, enabling thedebug device 200 to get trace data without loss. - Note that trace data temporarily stored in the
trace buffer 3 is output to an external device at a constant speed via theserial port 6. Therefore, given the amount of trace data sent to thetrace buffer 3, it is possible to calculate the usage amount of thetrace buffer 3. In this embodiment, themonitoring circuit 4 of themicroprocessor 100 calculates the usage amount of thetrace buffer 3 from the amount of trace data sent from the CPU core 1 to thetrace buffer 3. This simple structure makes it possible to calculate the approximate usage amount of thetrace buffer 3, eliminating the need to actually monitor the usage amount of thetrace buffer 3. - More specifically, the
buffer monitoring circuit 4 calculates the number of shift registers in use to find the usage amount of thetrace buffer 3. For example, if two shift registers are used when there are four, thebuffer monitoring circuit 4 tells the CPU core 1 to suspend outputting trace data. This ensures that all trace data output from the CPU core 1 is stored temporarily in thetrace buffer 3. - In addition, when a predetermined time has elapsed, the
buffer monitoring circuit 4 allows the CPU core 1 to resume outputting trace data. That is, as trace data is output sequentially from thetrace buffer 3 at a constant speed, the usage amount of thetrace buffer 3 will be decreased, within the predetermined time, to a predetermined amount that is low enough to receive trace data temporarily. - This means that the simply-structured
buffer monitoring circuit 4 allows the CPU core 1 to resume trace data generation at a right time according to the status of thetrace buffer 3. - In the present invention, the
buffer monitoring circuit 4 is implemented by logical circuits. Thebuffer monitoring circuit 4 may also be implemented by a program and a processor. - The invention may be embodied in other specific forms without departing from the spirit or essential characteristic thereof. The present embodiments is therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.
- The entire disclosure of Japanese Patent Application No. 9-203403 (Filed on Jul. 29th, 1997) including specification, claims, drawings and summary are incorporated herein by reference in its entirety.
Claims (22)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20340397A JP3542463B2 (en) | 1997-07-29 | 1997-07-29 | Integrated circuit device and operation control method thereof |
JP09-203403 | 1997-07-29 | ||
JP9-203403 | 1997-07-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020010882A1 true US20020010882A1 (en) | 2002-01-24 |
US6421795B2 US6421795B2 (en) | 2002-07-16 |
Family
ID=16473486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/123,525 Expired - Fee Related US6421795B2 (en) | 1997-07-29 | 1998-07-28 | Integrated circuit device and its control method |
Country Status (3)
Country | Link |
---|---|
US (1) | US6421795B2 (en) |
JP (1) | JP3542463B2 (en) |
DE (1) | DE19834191C2 (en) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020129300A1 (en) * | 2001-03-08 | 2002-09-12 | International Business Machines Corporation | Guaranteed method and apparatus for capture of debug data |
US20020162055A1 (en) * | 2001-04-25 | 2002-10-31 | Mitsubishi Denki Kabushiki Kaisha | Trace circuit |
US20030084374A1 (en) * | 2001-10-31 | 2003-05-01 | Ibm Corporation | Dynamic sizing logic for dump list generation |
US20040250242A1 (en) * | 2003-06-05 | 2004-12-09 | International Business Machines Corporation | Method, system and computer program product for tracing software methods |
US20050114567A1 (en) * | 2003-11-25 | 2005-05-26 | Emil Lambrache | Serial peripheral interface (SPI) apparatus with write buffer for improving data throughput |
US6912673B1 (en) * | 2001-02-02 | 2005-06-28 | Cradle Technologies, Inc. | Bus analyzer unit with programmable trace buffers |
US20050240727A1 (en) * | 2004-04-23 | 2005-10-27 | Shishir Shah | Method and system for managing storage area networks |
US20050273672A1 (en) * | 2004-05-18 | 2005-12-08 | Konda Dharma R | Method and system for efficiently recording processor events in host bus adapters |
US20050288828A1 (en) * | 2004-06-28 | 2005-12-29 | Micrel, Incorporated | System and method for monitoring serially-connected devices |
US20060064531A1 (en) * | 2004-09-23 | 2006-03-23 | Alston Jerald K | Method and system for optimizing data transfer in networks |
GB2459652A (en) * | 2008-04-28 | 2009-11-04 | Imagination Tech Ltd | System for Providing Trace Data in a Data Processor Having a Pipelined Architecture |
US20100235686A1 (en) * | 2009-03-16 | 2010-09-16 | Fujitsu Microelectronics Limited | Execution history tracing method |
US20110113406A1 (en) * | 2009-11-10 | 2011-05-12 | International Business Machines Corporation | Symmetric multi-processor lock tracing |
US20150277968A1 (en) * | 2014-03-26 | 2015-10-01 | Justin E. Gottschlich | Software replayer for transactional memory programs |
US20160321153A1 (en) * | 2015-04-30 | 2016-11-03 | Advantest Corporation | Method and system for advanced fail data transfer mechanisms |
CN110427333A (en) * | 2018-05-01 | 2019-11-08 | 株式会社东芝 | Signal control circuit |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6947884B2 (en) * | 2000-03-02 | 2005-09-20 | Texas Instruments Incorporated | Scan interface with TDM feature for permitting signal overlay |
US6651111B2 (en) * | 2001-02-16 | 2003-11-18 | Microsoft Corporation | System and method for managing a serial port |
DE10132313A1 (en) * | 2001-07-06 | 2003-01-23 | Infineon Technologies Ag | Program controlled unit |
US20040117690A1 (en) * | 2002-12-13 | 2004-06-17 | Andersson Anders J. | Method and apparatus for using a hardware disk controller for storing processor execution trace information on a storage device |
US7444571B1 (en) | 2003-02-27 | 2008-10-28 | Marvell International Ltd. | Apparatus and method for testing and debugging an integrated circuit |
US7216276B1 (en) | 2003-02-27 | 2007-05-08 | Marvell International Ltd. | Apparatus and method for testing and debugging an integrated circuit |
US7496818B1 (en) | 2003-02-27 | 2009-02-24 | Marvell International Ltd. | Apparatus and method for testing and debugging an integrated circuit |
US7565576B2 (en) * | 2003-04-17 | 2009-07-21 | Seagate Technology Llc | Method and apparatus for obtaining trace data of a high speed embedded processor |
US8166217B2 (en) * | 2004-06-28 | 2012-04-24 | Marvell International Ltd. | System and method for reading and writing data using storage controllers |
US7496899B2 (en) * | 2005-08-17 | 2009-02-24 | Arm Limited | Preventing loss of traced information in a data processing apparatus |
US20080031279A1 (en) * | 2006-08-03 | 2008-02-07 | Takeshi Hatakeyama | Network chip and network transmission/reception device |
US8639855B2 (en) * | 2008-10-20 | 2014-01-28 | International Business Machines Corporation | Information collection and storage for single core chips to 'N core chips |
CN108509306A (en) * | 2018-05-22 | 2018-09-07 | 郑州云海信息技术有限公司 | A kind of GPU simulators |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5917468B2 (en) | 1976-08-25 | 1984-04-21 | 株式会社日立製作所 | Program counter trajectory storage device |
US4238834A (en) * | 1978-03-06 | 1980-12-09 | International Business Machines Corporation | Apparatus for coordinating real time transfer of data from a processor to a magnetic media device |
JPS60238944A (en) | 1984-05-14 | 1985-11-27 | Mitsubishi Electric Corp | Storage device for tracing |
US4833655A (en) * | 1985-06-28 | 1989-05-23 | Wang Laboratories, Inc. | FIFO memory with decreased fall-through delay |
JPS63103103A (en) | 1986-10-10 | 1988-05-07 | ローテツク・インダストリーズ・インコーポレイテツド | Concrete finishing machine |
JPS6429946A (en) | 1987-07-24 | 1989-01-31 | Nec Corp | Data processor |
JPS6454547A (en) | 1987-08-25 | 1989-03-02 | Nec Corp | Information processor with program trace function |
US5274811A (en) * | 1989-06-19 | 1993-12-28 | Digital Equipment Corporation | Method for quickly acquiring and using very long traces of mixed system and user memory references |
JPH03175541A (en) | 1989-12-04 | 1991-07-30 | Fujitsu Ltd | Continuous trace system |
JPH04294430A (en) | 1991-03-22 | 1992-10-19 | Japan Electron Control Syst Co Ltd | Data monitoring device for microcomputer |
JPH04350737A (en) | 1991-05-29 | 1992-12-04 | Nec Corp | Microcomputer |
JPH0512157A (en) * | 1991-06-29 | 1993-01-22 | Nec Corp | Serial data transmitter |
US5619681A (en) * | 1992-11-23 | 1997-04-08 | Zilog, Inc. | Delayed FIFO status for serial shift emulation |
EP0720093B1 (en) * | 1994-12-28 | 2001-11-14 | Kabushiki Kaisha Toshiba | Microprocessor and debug system |
JPH0945346A (en) | 1995-07-26 | 1997-02-14 | Fuji Electric Co Ltd | Phosphoric acid type fuel cell |
DE19544723C2 (en) | 1995-11-30 | 1999-11-11 | Siemens Ag | Processor analysis system |
JP3443720B2 (en) * | 1995-12-12 | 2003-09-08 | 株式会社日立製作所 | emulator |
US5991899A (en) * | 1997-03-21 | 1999-11-23 | Samsung Electronics Co., Ltd. | Method and apparatus for a real-time diagnostic tool using a non-intrusive trace technique |
US6018809A (en) * | 1997-03-28 | 2000-01-25 | Emc Corp | Apparatus and method for capturing information off a plurality of bi-directional communication buses |
US6148381A (en) * | 1997-04-08 | 2000-11-14 | Advanced Micro Devices, Inc. | Single-port trace buffer architecture with overflow reduction |
US6154857A (en) * | 1997-04-08 | 2000-11-28 | Advanced Micro Devices, Inc. | Microprocessor-based device incorporating a cache for capturing software performance profiling data |
US6094729A (en) * | 1997-04-08 | 2000-07-25 | Advanced Micro Devices, Inc. | Debug interface including a compact trace record storage |
US5944841A (en) * | 1997-04-15 | 1999-08-31 | Advanced Micro Devices, Inc. | Microprocessor with built-in instruction tracing capability |
US6115760A (en) * | 1998-08-24 | 2000-09-05 | 3Com Corporation | Intelligent scaleable FIFO buffer circuit for interfacing between digital domains |
-
1997
- 1997-07-29 JP JP20340397A patent/JP3542463B2/en not_active Expired - Fee Related
-
1998
- 1998-07-28 US US09/123,525 patent/US6421795B2/en not_active Expired - Fee Related
- 1998-07-29 DE DE19834191A patent/DE19834191C2/en not_active Expired - Fee Related
Cited By (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6912673B1 (en) * | 2001-02-02 | 2005-06-28 | Cradle Technologies, Inc. | Bus analyzer unit with programmable trace buffers |
US6760867B2 (en) * | 2001-03-08 | 2004-07-06 | International Business Machines Corporation | Guaranteed method and apparatus for capture of debug data |
US20020129300A1 (en) * | 2001-03-08 | 2002-09-12 | International Business Machines Corporation | Guaranteed method and apparatus for capture of debug data |
US6813732B2 (en) * | 2001-04-25 | 2004-11-02 | Renesas Technology Corp. | Trace circuit |
US20020162055A1 (en) * | 2001-04-25 | 2002-10-31 | Mitsubishi Denki Kabushiki Kaisha | Trace circuit |
US6898736B2 (en) * | 2001-10-31 | 2005-05-24 | International Business Machines Corporation | Dynamic sizing logic for dump list generation |
US20030084374A1 (en) * | 2001-10-31 | 2003-05-01 | Ibm Corporation | Dynamic sizing logic for dump list generation |
US7904888B2 (en) * | 2003-06-05 | 2011-03-08 | International Business Machines Corporation | Method, system and computer program product for tracing software methods |
US20040250242A1 (en) * | 2003-06-05 | 2004-12-09 | International Business Machines Corporation | Method, system and computer program product for tracing software methods |
US7082481B2 (en) * | 2003-11-25 | 2006-07-25 | Atmel Corporation | Serial peripheral interface (SPI) apparatus with write buffer for improving data throughput |
US20050114567A1 (en) * | 2003-11-25 | 2005-05-26 | Emil Lambrache | Serial peripheral interface (SPI) apparatus with write buffer for improving data throughput |
US20050240727A1 (en) * | 2004-04-23 | 2005-10-27 | Shishir Shah | Method and system for managing storage area networks |
US20050273672A1 (en) * | 2004-05-18 | 2005-12-08 | Konda Dharma R | Method and system for efficiently recording processor events in host bus adapters |
US7669190B2 (en) * | 2004-05-18 | 2010-02-23 | Qlogic, Corporation | Method and system for efficiently recording processor events in host bus adapters |
US20050288828A1 (en) * | 2004-06-28 | 2005-12-29 | Micrel, Incorporated | System and method for monitoring serially-connected devices |
US7424348B2 (en) * | 2004-06-28 | 2008-09-09 | Micrel, Incorporated | System and method for monitoring serially-connected devices |
US20060064531A1 (en) * | 2004-09-23 | 2006-03-23 | Alston Jerald K | Method and system for optimizing data transfer in networks |
WO2009133354A2 (en) * | 2008-04-28 | 2009-11-05 | Imagination Technologies Limited | System for providing trace data in a data processor having a pipelined architecture |
US8775875B2 (en) | 2008-04-28 | 2014-07-08 | Imagination Technologies, Limited | System for providing trace data in a data processor having a pipelined architecture |
US20090287907A1 (en) * | 2008-04-28 | 2009-11-19 | Robert Graham Isherwood | System for providing trace data in a data processor having a pipelined architecture |
GB2459652B (en) * | 2008-04-28 | 2010-09-22 | Imagination Tech Ltd | Controlling instruction scheduling based on the space in a trace buffer |
GB2459652A (en) * | 2008-04-28 | 2009-11-04 | Imagination Tech Ltd | System for Providing Trace Data in a Data Processor Having a Pipelined Architecture |
WO2009133354A3 (en) * | 2008-04-28 | 2009-12-23 | Imagination Technologies Limited | System for providing trace data in a data processor having a pipelined architecture |
US20100235686A1 (en) * | 2009-03-16 | 2010-09-16 | Fujitsu Microelectronics Limited | Execution history tracing method |
US9507688B2 (en) | 2009-03-16 | 2016-11-29 | Cypress Semiconductor Corporation | Execution history tracing method |
US8578216B2 (en) * | 2009-03-16 | 2013-11-05 | Spansion Llc | Execution history tracing method |
US8453122B2 (en) * | 2009-11-10 | 2013-05-28 | International Business Machines Corporation | Symmetric multi-processor lock tracing |
US20110113406A1 (en) * | 2009-11-10 | 2011-05-12 | International Business Machines Corporation | Symmetric multi-processor lock tracing |
US20150277968A1 (en) * | 2014-03-26 | 2015-10-01 | Justin E. Gottschlich | Software replayer for transactional memory programs |
US9697040B2 (en) * | 2014-03-26 | 2017-07-04 | Intel Corporation | Software replayer for transactional memory programs |
US20160321153A1 (en) * | 2015-04-30 | 2016-11-03 | Advantest Corporation | Method and system for advanced fail data transfer mechanisms |
US9842038B2 (en) * | 2015-04-30 | 2017-12-12 | Advantest Corporation | Method and system for advanced fail data transfer mechanisms |
CN110427333A (en) * | 2018-05-01 | 2019-11-08 | 株式会社东芝 | Signal control circuit |
Also Published As
Publication number | Publication date |
---|---|
DE19834191C2 (en) | 2002-01-03 |
JPH1145194A (en) | 1999-02-16 |
US6421795B2 (en) | 2002-07-16 |
DE19834191A1 (en) | 1999-02-25 |
JP3542463B2 (en) | 2004-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6421795B2 (en) | Integrated circuit device and its control method | |
KR100546087B1 (en) | Trace cache for a microprocessor-based device | |
JP4138021B2 (en) | Processor-based device, method for providing software performance profiling information, and software development system for generating and analyzing software performance profiling information | |
US6145122A (en) | Development interface for a data processor | |
EP0084431A2 (en) | Monitoring computer systems | |
JP3188862B2 (en) | Power consumption analysis method and device | |
US4493078A (en) | Method and apparatus for testing a digital computer | |
US8185772B2 (en) | Determining execution times of commands | |
US6092219A (en) | Method for use of bus parking states to communicate diagnostic information | |
JP3116901B2 (en) | Program inspection method, program inspection device, and recording medium recording program inspection program | |
EP0530816A2 (en) | Microprocessor with cache memory and trace analyzer therefor | |
EP0062978A2 (en) | Apparatus for assisting fault-finding in data processing systems | |
US20030014695A1 (en) | Program-controlled unit | |
CN112634977B (en) | Chip with debug memory interface and debug method thereof | |
JPH10254738A (en) | Emulator device and emulation method | |
JP2001249823A (en) | Microcomputer development assisting device | |
JPH10307763A (en) | Bus monitor device | |
JP2006185365A (en) | Semiconductor device and debugging method | |
JP2022033610A (en) | Device for electronic apparatus, control method for device for electronic apparatus, and control program for device for electronic apparatus | |
JP5312918B2 (en) | Time stamp acquisition circuit and time stamp acquisition method | |
JP6897050B2 (en) | Measurement control devices, electronic devices, host devices, information processing systems, methods and programs | |
KR20230162413A (en) | Debug device, debug system and debug method for testing storage device | |
JPH1021114A (en) | Method for debugging incorporated-type data processor and debugging card therefor | |
CN116719746A (en) | Debugging method, equipment, product to be debugged and computer storage medium | |
JPH09237201A (en) | Microcomputer analyzer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YAMASHITA, FUMIAKI;REEL/FRAME:009361/0680 Effective date: 19980707 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013774/0295 Effective date: 20021101 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20100716 |