US20020003746A1 - Memory address driver circuit - Google Patents
Memory address driver circuit Download PDFInfo
- Publication number
- US20020003746A1 US20020003746A1 US09/761,880 US76188001A US2002003746A1 US 20020003746 A1 US20020003746 A1 US 20020003746A1 US 76188001 A US76188001 A US 76188001A US 2002003746 A1 US2002003746 A1 US 2002003746A1
- Authority
- US
- United States
- Prior art keywords
- memory
- memory module
- module slot
- control circuit
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/0246—Termination of transmission lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0254—High voltage adaptations; Electrical insulation details; Overvoltage or electrostatic discharge protection ; Arrangements for regulating voltages or for using plural voltages
- H05K1/0262—Arrangements for regulating voltages or for using plural voltages
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/04—Assemblies of printed circuits
- H05K2201/044—Details of backplane or midplane for mounting orthogonal PCBs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10022—Non-printed resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10159—Memory
Definitions
- the present invention relates to a high-speed memory address driver circuit. More particularly, the present invention relates to an address driver circuit for driving the dynamic random access memory on a computer main board.
- Most personal computer system consists of a main board, interface cards and peripheral devices.
- the main computer board is the heart of a computer system. Besides having a central processing unit (CPU), a control chipset and a few slots for plugging interface cards, the main computer board also includes a plurality of memory module slots. The number of memory modules inserted into the slots depends on user's need. In general, each memory module consists of a few memory units.
- most personal computers have total internal memory from a few tens of megabytes to several hundreds of megabytes.
- DDR DRAM double-data-rate dynamic random access memory
- both SDRAM and DDR DRAM modules are developed in parallel. Due to considerations such as marketing, administration, production cost, compatibility and expandability, main board that can support both SDRAM and DDR DRAM memory modules is in great demand. However, on a main board, the bus for operating SDRAM modules and the bus for operating DDR DRAM must be designed differently because of some fundamental differences in operation between the modules. The bus for operating SDRAM modules does not require pull-up resistors or terminal resistors. On the other hand, the data bus for operating DDR DRAM modules must connect with pull-up resistors. If the control chipset includes two groups of address circuits for supporting DDR DRAM modules, layout in the main board must incorporate two groups of terminal resistor circuits. Due to an increase area occupation of the resistor circuits on the board surface and the cost for fabricating the additional resistor circuits, production cost will increase and layout design will be more difficult.
- one object of the present invention is to provide a memory address driver circuit capable of using the common one cycle (1T) timing of a computer system for accessing data in memory modules, thereby improving system performance.
- engineers have to design a group of terminal resistors only, thereby saving production cost.
- the invention provides a memory address driver circuit.
- the memory address driver circuit includes a first memory module slot having a plurality of address leads, a second memory module slot having a plurality of address leads, a control chipset and a plurality of terminal resistors.
- a first memory module can be plugged into the first memory module slot and a second memory module can be plugged into the second memory module slot.
- the control chipset includes a first memory control circuit and a second memory control circuit. The first memory control circuit controls the transmission of data to and from any first memory module already plugged in the first memory module slot.
- the second memory control circuit controls the transmission of data to and from any second memory module already plugged in the second memory module slot.
- the first memory control circuit and the second memory control circuit each has an independent group of address leads.
- the address leads of the first memory control circuit connect with corresponding address leads of the first memory module slot while the address leads of the second memory control circuit connect with corresponding address leads of the second memory module slot.
- the first memory module slot is closer to other memory module slots.
- the address leads of the first memory module slot do not connect with any terminal resistors.
- the first memory module is a double-data-rate dynamic random access memory module.
- the first memory control circuit uses a first memory command timing (1T memory command timing) to access the first memory module.
- the second memory control circuit uses a second memory command timing (2T memory command timing) to access the second memory module.
- 1T memory command timing 1T memory command timing
- 2T memory command timing 2T memory command timing
- engineers do not have to design two groups of terminal resistors because only one memory address driver requires terminal resistors. Hence, design of terminal resistor is simplified without compromising system stability.
- FIG. 1 is a block diagram showing a memory address driver circuit capable of supporting DDR DRAM according to one preferred embodiment of this invention
- FIG. 2 is a circuit diagram showing the address driver circuit of the first memory module slot according to this invention.
- FIG. 3 is a circuit diagram showing the address driver circuit of the second memory module slot according to this invention.
- FIG. 1 is a block diagram showing a memory address driver circuit capable of supporting DDR DRAM according to one preferred embodiment of this invention.
- the memory address driver circuit includes a first memory module slot 12 , a plurality of second memory module slots 14 , a control chipset 10 and a plurality of terminal resistors (not shown in FIG. 1, but shown in FIG. 3).
- First memory module slot 12 has a plurality of address leads and can accommodate a first memory module.
- the first memory module includes a DDR DRAM module.
- each second memory module slot 14 has a plurality of address leads and can accommodate a second memory module.
- Control chipset 10 includes a memory controller A 16 and a memory controller B 18 .
- the memory controller A 16 controls the plugged first memory module in first memory module slot 12 while memory controller B 18 controls the plugged second memory modules in second memory module slots 14 .
- Memory controller A 16 and memory controller B 18 each has an independent group of address leads. Memory controller A 16 is able to access and control DDR DRAM memory.
- the address leads MAA of memory controller A 16 connect to the address leads of first memory module slot 12 while the address leads MAB of memory controller B 18 connect to the address leads of second memory module slots 14 .
- One major aspect of this invention is that no terminal resistors are connected to the address leads of first memory module slot 12 .
- FIG. 2 is a circuit diagram showing the address driver circuit of the first memory module slot according to this invention.
- FIG. 3 is a circuit diagram showing the address driver circuit of the second memory module slot according to this invention.
- the address leads of control chipset 10 and the address leads of a DDR DRAM memory module 20 in first memory module slot 12 are connected together. Note that there is no terminal resistor connected to the address leads of the DDR DRAM.
- the address leads of control chipset 10 and the address leads of a memory module 20 are connected together.
- a terminal resistor 30 is also attached to each address lead of the DDR DRAM module.
- a pull-up resistor must be used in a data bus connected to a DDR DRAM module.
- the first memory module slot in this invention supports DDR DRAM modules. However, no terminal resistors are connected to the address leads of the first memory module slot. This is because the trace length from address leads MAA of memory controller A 16 to the address leads of first memory module slot 12 is probably smaller than 2500 mils.
- First memory module slot 12 and second memory module slot 14 are not classified according to the type of memory module plugged into the slots. Instead, first and second memory module slots are classified according to relative distance from control chipset 10 .
- First memory module slot 12 refers to those slots having a trace length from the address leads of control chipset 10 to the address leads of memory module slot smaller than 2500 mils. In the preferred embodiment of this invention, only the memory module slot closest to control chipset 10 meets the trace length smaller than 2500 mils condition.
- First memory module slot 12 and second memory module slots 14 can be a 168-lead, a 184-lead or a 228-lead memory module slot.
- memory controller A 16 operates using a 1T memory command timing for accessing data in the first memory module. Because two groups of DRAM memory controllers are used, one group of memory controllers can use 1T access command timing. Moreover, the address leads of the most common memory modules can be designed to connect with the fast memory controllers, thereby increasing system speed considerably. In this embodiment, when memory modules are also plugged into memory module slots 14 , memory control circuit B 18 uses a 2T memory command timing to access data in the memory modules.
- the first memory module slot is designed to operate in a fast mode so that system performance will improve considerably.
- engineers do not have to design two groups of terminal resistors because only one memory address driver requires terminal resistors.
- design of terminal resistor is simplified without compromising system stability.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
Abstract
A memory address driver circuit with memory module slots on a computer main board that can be divided into two groups. One group of memory module slots includes the slots whose trace line to a control chipset is smaller than 2500 mils or closest to the control chipset. The other group of memory module slots includes all the remaining slots. The control chipset includes two memory control circuits. The memory control circuit for supporting DDR DRAM is connected to the address leads of the memory module slot closest to the control chipset. However, no terminal resistors are connected to any address leads of the memory module slot. Hence, engineers may have to design one set of terminal resistors only. In addition, the memory control circuit uses one-cycle access command timing to boost system performance.
Description
- This application claims the priority benefit of U.S.A. Provisional application Ser. No. 60/177,906, filed Jan. 25, 2000 and Taiwan application Ser. No. 89113309, filed Jul. 5, 2000.
- 1. Field of Invention
- The present invention relates to a high-speed memory address driver circuit. More particularly, the present invention relates to an address driver circuit for driving the dynamic random access memory on a computer main board.
- 2. Description of Related Art
- Most personal computer system consists of a main board, interface cards and peripheral devices. The main computer board is the heart of a computer system. Besides having a central processing unit (CPU), a control chipset and a few slots for plugging interface cards, the main computer board also includes a plurality of memory module slots. The number of memory modules inserted into the slots depends on user's need. In general, each memory module consists of a few memory units. Nowadays, most personal computers have total internal memory from a few tens of megabytes to several hundreds of megabytes.
- The memory used inside most personal computers, such as synchronous dynamic access memory (SDRAM), transfers data in response to the rising edge of a clock pulse signal. However, there is another type of memory called double-data-rate dynamic random access memory (DDR DRAM). The DDR DRAM has double data transfer rate because the memory transfers data in response to both the rising edge and falling edge of a clock pulse signal.
- At present, both SDRAM and DDR DRAM modules are developed in parallel. Due to considerations such as marketing, administration, production cost, compatibility and expandability, main board that can support both SDRAM and DDR DRAM memory modules is in great demand. However, on a main board, the bus for operating SDRAM modules and the bus for operating DDR DRAM must be designed differently because of some fundamental differences in operation between the modules. The bus for operating SDRAM modules does not require pull-up resistors or terminal resistors. On the other hand, the data bus for operating DDR DRAM modules must connect with pull-up resistors. If the control chipset includes two groups of address circuits for supporting DDR DRAM modules, layout in the main board must incorporate two groups of terminal resistor circuits. Due to an increase area occupation of the resistor circuits on the board surface and the cost for fabricating the additional resistor circuits, production cost will increase and layout design will be more difficult.
- Rapid development of semiconductor technologies has increased the processing power of CPU. Most personal computers now operate with a clocking frequency up to several hundred MHz. Following the rapid increase in clocking rate of CPU, clocking frequency of memory units must also increase to 100 MHz or above. In high-speed operation, since both conventional SDRAM and DDR DRAM use a memory access command timing of two cycles (2T), actual operating speed of the system is reduced considerably from what is potentially possible. This is especially true for a computer system having DDR DRAM modules. Hence, system performance will improve considerably if common one cycle (1T) access command timing is used in accessing module memory.
- Accordingly, one object of the present invention is to provide a memory address driver circuit capable of using the common one cycle (1T) timing of a computer system for accessing data in memory modules, thereby improving system performance. In addition, engineers have to design a group of terminal resistors only, thereby saving production cost.
- To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a memory address driver circuit. The memory address driver circuit includes a first memory module slot having a plurality of address leads, a second memory module slot having a plurality of address leads, a control chipset and a plurality of terminal resistors. A first memory module can be plugged into the first memory module slot and a second memory module can be plugged into the second memory module slot. The control chipset includes a first memory control circuit and a second memory control circuit. The first memory control circuit controls the transmission of data to and from any first memory module already plugged in the first memory module slot. Similarly, the second memory control circuit controls the transmission of data to and from any second memory module already plugged in the second memory module slot. The first memory control circuit and the second memory control circuit each has an independent group of address leads. The address leads of the first memory control circuit connect with corresponding address leads of the first memory module slot while the address leads of the second memory control circuit connect with corresponding address leads of the second memory module slot. The first memory module slot is closer to other memory module slots. Furthermore, the address leads of the first memory module slot do not connect with any terminal resistors.
- According to one preferred embodiment of this invention, the first memory module is a double-data-rate dynamic random access memory module. When the first memory module is plugged into the first memory module slot, the first memory control circuit uses a first memory command timing (1T memory command timing) to access the first memory module. When a second memory module is plugged into the second memory module slot, the second memory control circuit uses a second memory command timing (2T memory command timing) to access the second memory module. In this invention, there are two groups of memory control circuits with one group using a faster 1T timing. Since address lines of common memory modules are all connected to the faster 1T control circuit, performance of the computer system will improve considerably. In addition, engineers do not have to design two groups of terminal resistors because only one memory address driver requires terminal resistors. Hence, design of terminal resistor is simplified without compromising system stability.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
- FIG. 1 is a block diagram showing a memory address driver circuit capable of supporting DDR DRAM according to one preferred embodiment of this invention;
- FIG. 2 is a circuit diagram showing the address driver circuit of the first memory module slot according to this invention; and
- FIG. 3 is a circuit diagram showing the address driver circuit of the second memory module slot according to this invention.
- Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
- FIG. 1 is a block diagram showing a memory address driver circuit capable of supporting DDR DRAM according to one preferred embodiment of this invention. As shown in FIG. 1, the memory address driver circuit includes a first
memory module slot 12, a plurality of secondmemory module slots 14, acontrol chipset 10 and a plurality of terminal resistors (not shown in FIG. 1, but shown in FIG. 3). Firstmemory module slot 12 has a plurality of address leads and can accommodate a first memory module. The first memory module includes a DDR DRAM module. Similarly, each secondmemory module slot 14 has a plurality of address leads and can accommodate a second memory module.Control chipset 10 includes a memory controller A16 and a memory controller B18. The memory controller A16 controls the plugged first memory module in firstmemory module slot 12 while memory controller B18 controls the plugged second memory modules in secondmemory module slots 14. - Memory controller A16 and memory controller B18 each has an independent group of address leads. Memory controller A16 is able to access and control DDR DRAM memory. The address leads MAA of memory controller A16 connect to the address leads of first
memory module slot 12 while the address leads MAB of memory controller B18 connect to the address leads of secondmemory module slots 14. One major aspect of this invention is that no terminal resistors are connected to the address leads of firstmemory module slot 12. - FIG. 2 is a circuit diagram showing the address driver circuit of the first memory module slot according to this invention. FIG. 3 is a circuit diagram showing the address driver circuit of the second memory module slot according to this invention. As shown in FIG. 2, the address leads of
control chipset 10 and the address leads of a DDRDRAM memory module 20 in firstmemory module slot 12 are connected together. Note that there is no terminal resistor connected to the address leads of the DDR DRAM. As shown in FIG. 3, the address leads ofcontrol chipset 10 and the address leads of amemory module 20 are connected together. However, aterminal resistor 30 is also attached to each address lead of the DDR DRAM module. In general, a pull-up resistor must be used in a data bus connected to a DDR DRAM module. The first memory module slot in this invention supports DDR DRAM modules. However, no terminal resistors are connected to the address leads of the first memory module slot. This is because the trace length from address leads MAA of memory controller A16 to the address leads of firstmemory module slot 12 is probably smaller than 2500 mils. - First
memory module slot 12 and secondmemory module slot 14 are not classified according to the type of memory module plugged into the slots. Instead, first and second memory module slots are classified according to relative distance fromcontrol chipset 10. Firstmemory module slot 12 refers to those slots having a trace length from the address leads ofcontrol chipset 10 to the address leads of memory module slot smaller than 2500 mils. In the preferred embodiment of this invention, only the memory module slot closest to controlchipset 10 meets the trace length smaller than 2500 mils condition. Firstmemory module slot 12 and secondmemory module slots 14 can be a 168-lead, a 184-lead or a 228-lead memory module slot. - To improve the performance of the circuit driver of this invention even further, when a first memory module is plugged into the first memory module slot, memory controller A16 operates using a 1T memory command timing for accessing data in the first memory module. Because two groups of DRAM memory controllers are used, one group of memory controllers can use 1T access command timing. Moreover, the address leads of the most common memory modules can be designed to connect with the fast memory controllers, thereby increasing system speed considerably. In this embodiment, when memory modules are also plugged into
memory module slots 14, memory control circuit B18 uses a 2T memory command timing to access data in the memory modules. - In summary, the first memory module slot is designed to operate in a fast mode so that system performance will improve considerably. In addition, engineers do not have to design two groups of terminal resistors because only one memory address driver requires terminal resistors. Hence, design of terminal resistor is simplified without compromising system stability.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (9)
1. A memory address driver circuit, comprising:
a first memory module slot having a plurality of address pins, wherein the first memory module slot can accommodate a first memory module;
a second memory module slot having a plurality of address pins, wherein the second memory module slot can accommodate a second memory module; and
a control chipset coupled to the first memory module slot and the second memory module slot for controlling the access of data in any first memory module plugged into the first memory module slot and any second memory module plugged into the second memory module slot,
wherein the control chipset includes a first memory control circuit and a second memory control circuit, the first memory control circuit and the second memory control circuit each has an independent group of address pins, the address pins of the first memory control circuit and the address pins of the first memory module slot are connected together, and the address pins of the second memory control circuit and the address pins of the second memory module slot are connected together,
wherein when the first memory module is plugged into the first memory module slot, the first memory control circuit uses a first memory command timing to access the data in the fist memory module, and when the second memory module is plugged into the second memory module slot, the second memory control circuit uses a second memory command timing to access data in the second memory module.
2. The memory address driver circuit of claim 1 , wherein the first memory command timing includes a one-cycle (1T) memory command timing, and the second memory command timing includes a two-cycle (2T) memory command timing.
3. The memory address driver circuit of claim 2 , wherein the first memory module includes a double-data-rate dynamic random access memory module.
4. The memory address driver circuit of claim 1 , wherein the circuit further includes a plurality of terminal resistors connected to the address pins of the second memory module slot, yet no terminal resistors are connected to the address pins of the first memory module slot.
5. A memory address driver circuit, comprising:
a first memory module slot having a plurality of address pins, wherein the first memory module slot can accommodate a first memory module;
a second memory module slot having a plurality of address pins, wherein the second memory module slot can accommodate a second memory module;
a control chipset coupled to the first memory module slot and the second memory module slot for controlling the access of data in any first memory module plugged into the first memory module slot and any second memory module plugged into the second memory module slot,
wherein the control chipset includes a first memory control circuit and a second memory control circuit, the first memory control circuit and the second memory control circuit each has an independent group of address pins, the address pins of the first memory control circuit and the address pins of the first memory module slot are connected together, and the address pins of the second memory control circuit and the address pins of the second memory module slot are connected together; and
a plurality of terminal resistors connected to the address pins of the second memory module slot, wherein the address pins of the first memory module slot has no connection with any terminal resistors.
6. The memory address driver circuit of claim 5 , wherein the first memory module includes a double-data-rate dynamic random access memory.
7. A memory address driver circuit, comprising:
a first memory module slot having a plurality of address pins, wherein the first memory module slot can accommodate a first memory module;
a second memory module slot having a plurality of address pins, wherein the second memory module slot can accommodate a second memory module;
a control chipset coupled to the first memory module slot and the second memory module slot for controlling the access of data in any first memory module plugged into the first memory module slot and any second memory module plugged into the second memory module slot, wherein the control chipset includes a first memory control circuit and a second memory control circuit, the first memory control circuit and the second memory control circuit each has an independent group of address pins, the address pins of the first memory control circuit and the address pins of the first memory module slot are connected together, and the address pins of the second memory control circuit and the address pins of the second memory module slot are connected together; and
a plurality of terminal resistors connected to the address pins of the second memory module slot, wherein the first memory module slot is closer to the control chipset than any other memory module slots, and the address pins of the first memory module slot has no connection with any terminal resistors.
8. The memory address driver circuit of claim 7 , wherein the first memory module includes a double-data-rate dynamic random access memory.
9. The memory address driver circuit of claim 7 , wherein the first memory control circuit uses one-cycle (1T) memory command timing to access any first memory module plugged into the first memory module slot.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/761,880 US6370053B2 (en) | 2000-01-25 | 2001-01-17 | Memory address driver circuit |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17790600P | 2000-01-25 | 2000-01-25 | |
TW89113309A | 2000-07-05 | ||
TW89113309 | 2000-07-05 | ||
TW89113309 | 2000-07-05 | ||
US09/761,880 US6370053B2 (en) | 2000-01-25 | 2001-01-17 | Memory address driver circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020003746A1 true US20020003746A1 (en) | 2002-01-10 |
US6370053B2 US6370053B2 (en) | 2002-04-09 |
Family
ID=27356535
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/761,880 Expired - Lifetime US6370053B2 (en) | 2000-01-25 | 2001-01-17 | Memory address driver circuit |
Country Status (1)
Country | Link |
---|---|
US (1) | US6370053B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7177379B1 (en) | 2003-04-29 | 2007-02-13 | Advanced Micro Devices, Inc. | DDR on-the-fly synchronization |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6681286B2 (en) * | 2000-01-25 | 2004-01-20 | Via Technologies, Inc. | Control chipset having dual-definition pins for reducing circuit layout of memory slot |
US6590827B2 (en) * | 2000-11-21 | 2003-07-08 | Via Technologies, Inc. | Clock device for supporting multiplicity of memory module types |
US6714433B2 (en) | 2001-06-15 | 2004-03-30 | Sun Microsystems, Inc. | Memory module with equal driver loading |
JP3821678B2 (en) * | 2001-09-06 | 2006-09-13 | エルピーダメモリ株式会社 | Memory device |
JP2003173317A (en) * | 2001-12-05 | 2003-06-20 | Elpida Memory Inc | Unbuffered memory system |
US20080162801A1 (en) * | 2006-12-29 | 2008-07-03 | Ripan Das | Series termination for a low power memory interface |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2735435B2 (en) * | 1992-06-01 | 1998-04-02 | 三菱電機株式会社 | Memory card memory control circuit |
US6260105B1 (en) * | 1997-10-20 | 2001-07-10 | Intel Corporation | Memory controller with a plurality of memory address buses |
US5953243A (en) * | 1998-09-30 | 1999-09-14 | International Business Machines Corporation | Memory module identification |
TW393601B (en) * | 1998-11-09 | 2000-06-11 | Asustek Comp Inc | Memory module controlling device |
-
2001
- 2001-01-17 US US09/761,880 patent/US6370053B2/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7177379B1 (en) | 2003-04-29 | 2007-02-13 | Advanced Micro Devices, Inc. | DDR on-the-fly synchronization |
Also Published As
Publication number | Publication date |
---|---|
US6370053B2 (en) | 2002-04-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11467986B2 (en) | Memory controller for selective rank or subrank access | |
US6557071B2 (en) | Memory system including a memory controller having a data strobe generator and method for accesing a memory using a data storage | |
US5557757A (en) | High performance integrated processor architecture including a sub-bus control unit for generating signals to control a secondary, non-multiplexed external bus | |
US6230223B1 (en) | Dual purpose apparatus method and system for accelerated graphics or second memory interface | |
US6081863A (en) | Method and system for supporting multiple peripheral component interconnect PCI buses by a single PCI host bridge within a computer system | |
US8055829B2 (en) | Adaptable hardware-programmable transmission interface for industrial PCS | |
US20080123305A1 (en) | Multi-channel memory modules for computing devices | |
US7486105B2 (en) | Memory systems and memory access methods | |
US6370053B2 (en) | Memory address driver circuit | |
US6088761A (en) | Reduced pin system interface | |
US6377510B2 (en) | Memory control system for controlling write-enable signals | |
US6064254A (en) | High speed integrated circuit interconnection having proximally located active converter | |
JP2001184297A (en) | Computer system, electronic equipment, and system circuit board | |
EP0810528B1 (en) | Apparatus for DMA-slave emulation on a computer systems bus | |
JP3862031B2 (en) | Microprocessor | |
US20230116312A1 (en) | Multi-die package | |
US7376802B2 (en) | Memory arrangement | |
CN115966224A (en) | Multi-die package | |
JPH0736818A (en) | Method for controlling memory interface | |
JPH11110285A (en) | Computer device and external memory extension method | |
JP2002100448A (en) | Connector and information processing unit | |
JP2001022476A (en) | Computer system and system substrate | |
KR19990043387A (en) | Data Width Controller on Processor Board of Communication Processing System | |
JP2006065887A (en) | Microprocessor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |