US20010034081A1 - Method of manufacturing semiconductor device - Google Patents
Method of manufacturing semiconductor device Download PDFInfo
- Publication number
- US20010034081A1 US20010034081A1 US09/840,578 US84057801A US2001034081A1 US 20010034081 A1 US20010034081 A1 US 20010034081A1 US 84057801 A US84057801 A US 84057801A US 2001034081 A1 US2001034081 A1 US 2001034081A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- wafer
- conductive layer
- holding substrate
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
Definitions
- the present invention relates to a method of manufacturing a semiconductor device.
- the present invention relates to a method of manufacturing a semiconductor device by which characteristics of a semiconductor device can be evaluated in a wafer state.
- FET field effect transistors
- MESFET metal-semiconductor field effect transistor
- FIG. 1 is a cross sectional view showing a construction of a semiconductor pellet in this prior art.
- FIGS. 2A to 2 D are perspective views showing a method of manufacturing this conventional semiconductor pellet in the order of process steps. The prior art will be described below with reference to FIG. 1 and FIGS. 2A to 2 D.
- FIG. 1 An MESFET is formed as a semiconductor element in this semiconductor pellet.
- a source electrode 103 and drain electrode 104 are formed with a gate electrode 102 therebetween on a GaAs substrate 101 .
- the gate electrode 102 and drain electrode 104 are connected to a gate lead electrode 106 and drain lead electrode 107 via apertures 105 a , 105 b , respectively, provided in an interlayer insulating film 105 .
- the source electrode 103 is connected to a metal layer 109 for plating and gold plating layer 110 laminated on the rear surface of the GaAs substrate 101 via a through hole (via hole) 108 provided in the GaAs substrate 101 .
- These laminated metal layer 109 for plating and gold plating layer 110 constitute a lead electrode of the source electrode 103 .
- the gold plating layer 110 also functions as a plated heat sink (PHS).
- PHS plated heat sink
- FIG. 2A a GaAs wafer 113 having semiconductor elements formed thereon is laminated onto a glass substrate 112 via a low melting point wax 114 with a surface of the GaAs wafer 113 on which the semiconductor elements are formed (hereinafter, referred to as front surface) facing the glass substrate 112 side. Then, a known method is employed to form the GaAs wafer 113 into a thin layer having a thickness of, for example, 40 ⁇ m.
- a metal film 109 a for plating is formed on the whole surface of the GaAs wafer 113 on which the semiconductor elements are not formed (hereinafter, referred to as rear surface).
- a gold plating layer 110 is selectively formed on the metal film 109 a for plating by a known method using a photoresist pattern. Then, the metal film 109 a for plating is patterned by using this gold plating layer 110 as a mask to form the aforementioned metal layer 109 for plating.
- the GaAs wafer 113 is etched by using the gold plating layer 110 as a mask. Consequently, the GaAs wafer 113 is separated into chips to form semiconductor elements 115 . Then, the low melting point wax 114 is melted by heating to a temperature equal to the melting point thereof or higher to peel off the glass substrate 112 from the semiconductor elements 115 . Then, the semiconductor elements 115 are washed with an organic solvent.
- a semiconductor pellet 111 composed of the semiconductor element 115 , metal layer 109 for plating and gold plating layer 110 is formed as shown in FIG. 2D.
- the metal layer 109 for plating is formed on the rear surface of the semiconductor element 115 and the gold plating layer 110 is further formed on top thereof.
- non-defectives/defectives screening the high frequency (RF) characteristics of all the semiconductor pellets 111 separated into chips as described above are measured. According to the results of the measurement, the semiconductor pellets 111 are sorted into non-defectives and defectives (hereinafter, referred to as non-defectives/defectives screening).
- the GaAs wafer 113 is separated into chips to form semiconductor pellets 111 and then electrical characteristics such as an RF characteristic and so forth of each semiconductor element 115 formed in the semiconductor pellet 111 are individually measured.
- electrical characteristics such as an RF characteristic and so forth of each semiconductor element 115 formed in the semiconductor pellet 111 are individually measured.
- this method however, a large number of processes are required for sorting the semiconductor pellets 111 into non-defectives and defectives, thereby increasing a manufacturing cost of the semiconductor pellets 111 .
- An object of the present invention is to provide a method of manufacturing a semiconductor device by which non-defectives/defectives screening can be conveniently performed by measuring electrical characteristics of semiconductor elements and the semiconductor elements can be precisely screened by reducing inductance of a ground electrode.
- a method of manufacturing a semiconductor device has the steps of: laminating a semiconductor wafer having a plurality of semiconductor elements on a first surface thereof onto a first wafer holding substrate by using a first adhesive so as to contact the first surface to the first wafer holding substrate; grinding a second surface of the semiconductor wafer on which the semiconductor elements are not formed to form a semiconductor wafer of a prescribed thickness; coating a first conductive layer on the whole second surface of the semiconductor wafer; selectively forming a second conductive layer on the first conductive layer in regions aligning to the semiconductor elements formed on the first surface of the semiconductor wafer; laminating a second wafer holding substrate on the first conductive layer and second conductive layer by using a second adhesive; melting the first adhesive to peel off the first wafer holding substrate from the semiconductor wafer and expose the first surface of the semiconductor wafer; selectively etching the semiconductor wafer from the exposed surface so as to be separated into semiconductor elements and partially expose the first conductive layer; evaluating the semiconductor elements so as to be sorted
- Another method of manufacturing a semiconductor device has the steps of: laminating a semiconductor wafer having a plurality of semiconductor elements on a first surface thereof onto a first wafer holding substrate by using a first adhesive so as to contact the first surface to the first wafer holding substrate; grinding a second surface of the semiconductor wafer on which the semiconductor elements are not formed to form a semiconductor wafer of a prescribed thickness; coating a first conductive layer on the whole second surface of the semiconductor wafer; selectively forming a second conductive layer on the first conductive layer in regions aligning to the semiconductor elements formed an the first surface of the semiconductor wafer; selectively etching the first conductive layer by using the selectively formed second conductive layer as a mask; laminating a second wafer holding substrate on the second conductive layer by using a second adhesive, which is a conductor; melting the first adhesive to peel off the first wafer holding substrate from the semiconductor wafer and expose the surface of the semiconductor wafer; selectively etching the semiconductor wafer from the exposed surface so as
- the first conductive layer may be electrically connected to a ground electrode of the semiconductor element formed on the semiconductor wafer surface, for example, a source electrode of an MESFET. Then, in screening of the semiconductor elements, the first conductive layer before selectively etched may be connected to a ground potential to measure electrical characteristics of the semiconductor element. Or, the first conductive layer may be electrically connected to a ground electrode of the semiconductor element formed on the semiconductor wafer surface, for example, a source electrode of an MESFET. Then, in screening of the semiconductor elements, the second conductive layer, which is a conductor, may be connected to a ground potential to measure electrical characteristics of the semiconductor element.
- the semiconductor element may be a field effect transistor. Electrical characteristics measured in the non-defectives/defectives screening of a field effect transistor preferably include a high frequency characteristic. The reason for this is that the high frequency characteristic becomes important as an operation speed of the semiconductor element is increased.
- the second adhesive which is a conductor, may be a conductive paste such as a silver paste.
- the first adhesive can be a low melting point wax.
- at least one of the first wafer holding substrate and second wafer holding substrate may be a transparent substrate. This transparent substrate may be constituted by a glass plate, quartz plate or sapphire plate.
- the first conductive layer is connected to the ground electrode of the semiconductor element formed on the semiconductor wafer, for example, the source electrode of the field effect transistor, inductance of the ground electrode of this semiconductor element can be reduced to about the same level as that of a semiconductor element mounted in a package as a product. As a result, inductance on the source side of the semiconductor element is greatly reduced and thus a high frequency characteristic can be precisely measured.
- the first conductive layer is connected to the ground electrode of each semiconductor element, only one ground electrode can be used in screening of the semiconductor elements. Since a plurality of semiconductor elements formed on the semiconductor wafer before separated into chips are sorted into non-defectives and defectives and then the chips are separated, the semiconductor elements can be easily handled in screening of the semiconductor elements. As a result, the non-defectives/defectives screening can be precisely and conveniently performed for all the semiconductor elements formed on the semiconductor wafer. Therefore, the method of manufacturing a semiconductor device according to the present invention can be applied to mass production of semiconductor devices.
- FIG. 1 is a cross sectional view showing a construction of a conventional semiconductor pellet
- FIGS. 2A to 2 D are perspective views showing a method of manufacturing the conventional semiconductor pellet in the order of process steps
- FIG. 3 is a perspective view showing characteristics of a semiconductor pellet manufacturing process according to a first embodiment of the present invention
- FIGS. 4A to 4 H are perspective views showing a method of manufacturing a semiconductor pellet according to this embodiment in the order of process steps.
- FIGS. 5A to 5 G are perspective views showing a method of manufacturing a semiconductor pellet according to a second embodiment of the invention in the order of process steps.
- FIG. 3 is a perspective view showing characteristics of a semiconductor pellet manufacturing process according to this embodiment.
- FIGS. 4 A to 4 H are perspective views showing a method of manufacturing a semiconductor pellet according to this embodiment in the order of process steps.
- This embodiment is characterized in that a first conductive layer connected to a ground electrode of each semiconductor element is formed on the whole rear surface of a GaAs wafer formed into a thin film and that only the GaAs wafer is separated into chips without separating the first conductive layer so that electrical characteristics of all the semiconductor elements formed on the GaAs wafer are measured.
- the semiconductor element is an MESFET explained in FIG. 1.
- a metal film 3 which is used in plating as underlayer of plating (hereinafter called as a metal film for plating) is formed on the rear surface of a glass substrate 1 with a resist film 2 interposed therebetween.
- the metal film 3 for plating is the aforementioned first conductive layer connected to a source electrode of each semiconductor element.
- the resist film 2 functions as an adhesive.
- probes of a prober are connected to a gate lead electrode and drain lead electrode of the semiconductor element 4 (see FIG. 1).
- the source electrode of the semiconductor element (see FIG. 1) is connected to the metal film 3 for plating while the metal film 3 for plating is connected to a ground potential (GND).
- GND ground potential
- the metal film 3 for plating can be connected to the ground potential in a large contact area. Therefore, during measurement of, for example, a high frequency characteristic of the semiconductor element, inductance on the source side of the semiconductor element is stably reduced and thereby the high frequency characteristic can be precisely measured. Thus, non-defectives/defectives screening can be precisely performed for all the semiconductor elements on the GaAs wafer.
- a GaAs wafer 6 surface on which the semiconductor elements are formed is laminated on a front surface side glass substrate 5 , which is a first wafer holding substrate, via a low melting point wax 7 .
- the front surface side glass substrate 5 is transparent and the thickness thereof is, for example, 1 mm.
- the low melting point wax 7 constitutes a first adhesive.
- the GaAs wafer 6 is formed into a thin layer having a thickness of, for example, 40 ⁇ m.
- through holes are formed in prescribed regions of the GaAs wafer 6 .
- a metal film 3 for plating is formed on the whole rear surface of the thin GaAs wafer 6 .
- the metal film 3 for plating is a laminated film obtained by successively depositing, for example, titanium (Ti) having a film thickness of 20 nm and gold (Au) having a film thickness of 300 nm in this order.
- the metal film 3 for plating is a first conductive layer.
- a gold plating layer 8 is selectively formed on the metal film 3 for plating by a known method using a photoresist pattern.
- the gold plating layer 8 is a second conductive layer.
- the film thickness of the gold plating layer 8 is, for example, 20 ⁇ m.
- the metal film 3 for plating and gold plating layer 8 are laminated on a transparent rear surface side glass substrate 1 via a resist film 2 .
- the resist film 2 is a second adhesive having a thickness of about 20 ⁇ m.
- the rear surface side glass substrate 1 is a second wafer holding substrate having a thickness of about 0.5 mm.
- the gold plating layer 8 (see FIG. 4C) is buried in the resist film 2 .
- a laminate is formed by successively laminating the low melting point wax 7 , GaAs wafer 6 , metal film 3 for plating, resist film 2 and rear surface side glass substrate 1 on the front surface side glass substrate 5 in this order.
- this laminate is heated to a temperature equal to a melting point of the low melting point wax 7 or higher, for example, 150 to 180° C. so that the low melting point wax 7 is melted to peel off the front surface side glass substrate 5 from the GaAs wafer 6 . Then, the front surface of the GaAs wafer 6 is washed with an organic solvent. Consequently, as shown in FIG. 4E, the front surface of the GaAs wafer 6 is exposed.
- the GaAs wafer 6 is etched by using a photoresist film (not shown) as a mask and the GaAs wafer 6 is separated into a plurality of semiconductor elements 4 .
- the positions of the photoresist film are adjusted by visually observing the pattern of the gold plating layer 8 through the transparent rear surface side glass substrate 1 .
- the metal film 3 for plating is not etched.
- FIG. 4F shows a construction of the laminate in this state composed of the semiconductor elements 4 , metal film 3 for plating, gold plating layer 8 (not shown), resist film 2 and rear surface side glass substrate 1 .
- FIG. 4F shows the construction in a vertically inverted position with respect to FIGS. 4A to 4 E.
- FIG. 4F and FIG. 3 are the same view.
- the metal film 3 for plating is etched and patterned by using the aforementioned photoresist film (not shown) as a mask by a method such as ion milling or the like. Thereby, a metal layer 9 is formed under the semiconductor elements 4 .
- the metal layer 9 is formed by patterning the metal film 3 for plating. As a result, the resist film 2 is exposed.
- the resist film 2 is dissolved by using an organic solvent to peel off the rear surface side glass substrate 1 from the gold plating layer 8 .
- a semiconductor pellet 10 composed of the metal layer 9 and gold plating layer 8 formed on the rear surface of the semiconductor element 4 can be obtained.
- the method of manufacturing a semiconductor pellet according to this embodiment described above has effects described below as compared with a conventional method.
- a high frequency characteristic of the semiconductor element 4 can be precisely measured in non-defectives/defectives screening of the semiconductor elements 4 since inductance on the source side of the semiconductor element 4 can be greatly reduced.
- the method of manufacturing a semiconductor pellet of this embodiment can be applied to mass production since non-defectives/defectives screening of all the semiconductor elements 4 formed on a GaAs wafer 6 can be conveniently performed thereby.
- FIGS. 5A to 5 G are perspective views showing semiconductor pellet manufacturing processes according to this embodiment in the manufacturing order of process steps.
- the same component elements as those in the above-described first embodiment shown in FIGS. 4A to 4 H are designated by the same reference numerals.
- the second embodiment is characterized in that a conductive paste such as a silver paste, which is an adhesive for laminating the GaAs wafer on the glass substrate, serves the function of the metal film for plating explained in the first embodiment.
- the front surface of a GaAs wafer 6 is laminated on a front surface side glass substrate 5 via a low melting point wax 7 .
- the front surface side glass substrate 5 is transparent and has a thickness of, for example, 0.5 mm.
- the GaAs wafer 6 is formed into a thin layer, reducing the thickness of the GaAs wafer 6 to, for example, 25 ⁇ m.
- through holes are formed in prescribed regions of the GaAs wafer 6 as explained in the prior art.
- a metal film 3 for plating is formed on the whole rear surface of the thin GaAs wafer 6 .
- the metal film 3 for plating is a laminated film composed of titanium (Ti) and gold (Au).
- a gold plating layer 8 is selectively formed on the metal film 3 for plating by a known method using a photoresist pattern.
- the film thickness of the gold plating layer 8 is, for example, 10 ⁇ m.
- the metal film 3 for plating is etched and separated by using the gold plating layer 8 as a mask to form a metal layer 9 .
- the rear surface of the GaAs wafer 6 that is, the surface on which the metal layer 9 and gold plating layer 8 (see FIG. 5C) are formed is laminated on the rear surface side glass substrate 1 via a silver paste 11 .
- the film thickness of the silver paste 11 is about 20 ⁇ m.
- the silver paste 11 is a second adhesive, which is a conductor.
- the metal layer 9 and gold plating layer 8 are connected to the silver paste 11 while buried in the silver paste 11 .
- this laminate is heated to a temperature equal to a melting point of the low melting point wax 7 or higher so that the low melting point wax 7 is melted to peel off the front surface side glass substrate 5 from the GaAs wafer 6 .
- the front surface of the GaAs wafer 6 is washed with an organic solvent to expose the front surface of the GaAs wafer 6 as shown in FIG. 5E.
- the GaAs wafer 6 is etched by using a photoresist film (not shown) as a mask to separate the GaAs wafer 6 into a plurality of semiconductor elements 4 .
- FIG. 5F shows a construction of the laminate in this state composed of the semiconductor elements 4 , metal layer 9 , gold plating layer 8 , silver paste 11 and rear surface side glass substrate 1 .
- FIG. 5F shows the construction in a vertically inverted position with respect to FIGS. 5A to 5 E.
- the metal layer 9 and gold plating layer 8 are projected from the silver paste 11 , but the metal layer 9 and gold plating layer 8 may be buried in the silver paste 11 .
- a semiconductor pellet 10 is constituted by the separated semiconductor element 4 , metal layer 9 and gold plating layer 8 .
- the separated semiconductor pellets 10 are laminated on the rear surface side glass substrate 1 via the silver paste 11 .
- the ground electrode of the semiconductor element formed on the semiconductor wafer is connected to the ground potential via a metal film for plating or silver paste before individual semiconductor pellets are separated. After electrical characteristics of the semiconductor elements are measured in this state for non-defectives/defectives screening, semiconductor chips are separated.
- inductance of a ground electrode side of the semiconductor element for example, a source electrode can be greatly reduced during non-defectives/defectives screening of the semiconductor elements. Therefore, inductance of the ground electrode of the semiconductor element is made the same level as that of this semiconductor element mounted in a package as a product. As a result, a high frequency characteristic of the semiconductor element can be precisely measured. Furthermore, since non-defectives/defectives screening is conveniently performed for all the semiconductor elements formed on the semiconductor wafer, application to mass production becomes easy.
- the semiconductor element is an MESFET.
- the semiconductor element is not limited to an MESFET, but may be a high electron mobility transistor (HEMT), an FET such as a hetero-junction field effect transistor (HFET) or the like or a bipolar transistor of compound semiconductor.
- HEMT high electron mobility transistor
- FET field effect transistor
- bipolar transistor of compound semiconductor HEMT
- the present invention can be similarly applied to semiconductor pellets having such semiconductor elements as in the case of the above embodiments and similar effects can be obtained.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a method of manufacturing a semiconductor device. In particular, the present invention relates to a method of manufacturing a semiconductor device by which characteristics of a semiconductor device can be evaluated in a wafer state.
- 2. Description of the Related Art
- Compound semiconductors such as GaAs or the like have a higher electron mobility than that of Si, thereby having an excellent high frequency characteristic as compared with Si. Therefore, compound semiconductors are being applied to a field effect transistors (FET), which is a semiconductor element, such as a metal-semiconductor field effect transistor (hereinafter, referred to as MESFET) for high-speed operation utilizing a Schottky junction gate, and a semiconductor integrated circuit such as an integrated analog signal amplifier, digital signal amplifier or the like. Along with the recent increases in an operation speed of such a semiconductor element used as a semiconductor device or semiconductor integrated circuit. A semiconductor element having an operation frequency of 100 GHz is being put in practice today. As a result, the high frequency characteristic of a semiconductor element is becoming increasingly important.
- Conventionally, various methods have been proposed as a method of manufacturing such a semiconductor element. These techniques widely used in manufacturing processes of mass production include, for example, a technique disclosed as prior art in Japanese Patent Laid-Open Publication No. Hei 2-022841. FIG. 1 is a cross sectional view showing a construction of a semiconductor pellet in this prior art. FIGS. 2A to2D are perspective views showing a method of manufacturing this conventional semiconductor pellet in the order of process steps. The prior art will be described below with reference to FIG. 1 and FIGS. 2A to 2D.
- First, an outline of the construction of this conventional semiconductor pellet will be explained with reference to FIG. 1. An MESFET is formed as a semiconductor element in this semiconductor pellet. In the
semiconductor pellet 111 shown in FIG. 1, asource electrode 103 anddrain electrode 104 are formed with agate electrode 102 therebetween on aGaAs substrate 101. Thegate electrode 102 anddrain electrode 104 are connected to agate lead electrode 106 anddrain lead electrode 107 viaapertures insulating film 105. On the other hand, thesource electrode 103 is connected to ametal layer 109 for plating andgold plating layer 110 laminated on the rear surface of the GaAssubstrate 101 via a through hole (via hole) 108 provided in the GaAssubstrate 101. These laminatedmetal layer 109 for plating andgold plating layer 110 constitute a lead electrode of thesource electrode 103. Thegold plating layer 110 also functions as a plated heat sink (PHS). Thissemiconductor pellet 111 is thus constructed, having a length of about 0.5-2 mm. - A method of separating the semiconductor elements as chips will be explained below with reference to FIGS. 2A to2D. The same component elements as those explained in FIG. 1 are designated by the same reference numerals through FIGS. 2A to 2D. As shown in FIG. 2A, a GaAs wafer 113 having semiconductor elements formed thereon is laminated onto a
glass substrate 112 via a lowmelting point wax 114 with a surface of the GaAs wafer 113 on which the semiconductor elements are formed (hereinafter, referred to as front surface) facing theglass substrate 112 side. Then, a known method is employed to form the GaAs wafer 113 into a thin layer having a thickness of, for example, 40 μm. Subsequently, through holes 108 (see FIG. 1) are formed in prescribed regions. Then, ametal film 109 a for plating is formed on the whole surface of the GaAs wafer 113 on which the semiconductor elements are not formed (hereinafter, referred to as rear surface). - Subsequently, as shown in FIG. 2B, a
gold plating layer 110 is selectively formed on themetal film 109 a for plating by a known method using a photoresist pattern. Then, themetal film 109 a for plating is patterned by using thisgold plating layer 110 as a mask to form theaforementioned metal layer 109 for plating. - Subsequently, as shown in FIG. 2C, the GaAs
wafer 113 is etched by using thegold plating layer 110 as a mask. Consequently, the GaAswafer 113 is separated into chips to formsemiconductor elements 115. Then, the lowmelting point wax 114 is melted by heating to a temperature equal to the melting point thereof or higher to peel off theglass substrate 112 from thesemiconductor elements 115. Then, thesemiconductor elements 115 are washed with an organic solvent. - Thus, a
semiconductor pellet 111 composed of thesemiconductor element 115,metal layer 109 for plating andgold plating layer 110 is formed as shown in FIG. 2D. Themetal layer 109 for plating is formed on the rear surface of thesemiconductor element 115 and thegold plating layer 110 is further formed on top thereof. - Subsequently, the high frequency (RF) characteristics of all the
semiconductor pellets 111 separated into chips as described above are measured. According to the results of the measurement, thesemiconductor pellets 111 are sorted into non-defectives and defectives (hereinafter, referred to as non-defectives/defectives screening). - In the prior art, as described above, the
GaAs wafer 113 is separated into chips to formsemiconductor pellets 111 and then electrical characteristics such as an RF characteristic and so forth of eachsemiconductor element 115 formed in thesemiconductor pellet 111 are individually measured. In this method, however, a large number of processes are required for sorting thesemiconductor pellets 111 into non-defectives and defectives, thereby increasing a manufacturing cost of thesemiconductor pellets 111. - To solve this problem, not all the semiconductor pellets formed by separating one GaAs wafer into chips are subjected to measurement of electrical characteristics, but several of the semiconductor pellets formed from one GaAs wafer are selected to measure the electrical characteristics thereof and thus the quality of the whole GaAs wafer is judged. However, this method is not practical in mass production since defective semiconductor pellets are often mixed in the GaAs wafer determined as non-defective.
- In addition, since electrical characteristics of an individual semiconductor element are measured in the prior art, inductance increases between electrodes of the semiconductor element and probes of a measuring apparatus during the measurement. The inductance of a ground electrode, in particular, increases and a problem arises that the electrical characteristics cannot be precisely measured.
- An object of the present invention is to provide a method of manufacturing a semiconductor device by which non-defectives/defectives screening can be conveniently performed by measuring electrical characteristics of semiconductor elements and the semiconductor elements can be precisely screened by reducing inductance of a ground electrode.
- A method of manufacturing a semiconductor device according to the present invention has the steps of: laminating a semiconductor wafer having a plurality of semiconductor elements on a first surface thereof onto a first wafer holding substrate by using a first adhesive so as to contact the first surface to the first wafer holding substrate; grinding a second surface of the semiconductor wafer on which the semiconductor elements are not formed to form a semiconductor wafer of a prescribed thickness; coating a first conductive layer on the whole second surface of the semiconductor wafer; selectively forming a second conductive layer on the first conductive layer in regions aligning to the semiconductor elements formed on the first surface of the semiconductor wafer; laminating a second wafer holding substrate on the first conductive layer and second conductive layer by using a second adhesive; melting the first adhesive to peel off the first wafer holding substrate from the semiconductor wafer and expose the first surface of the semiconductor wafer; selectively etching the semiconductor wafer from the exposed surface so as to be separated into semiconductor elements and partially expose the first conductive layer; evaluating the semiconductor elements so as to be sorted into non-defectives and defectives; selectively etching the exposed portion of the first conductive layer; and removing the second adhesive to peel off the second wafer holding substrate from the first and the second conductive layers.
- Another method of manufacturing a semiconductor device according to the present invention has the steps of: laminating a semiconductor wafer having a plurality of semiconductor elements on a first surface thereof onto a first wafer holding substrate by using a first adhesive so as to contact the first surface to the first wafer holding substrate; grinding a second surface of the semiconductor wafer on which the semiconductor elements are not formed to form a semiconductor wafer of a prescribed thickness; coating a first conductive layer on the whole second surface of the semiconductor wafer; selectively forming a second conductive layer on the first conductive layer in regions aligning to the semiconductor elements formed an the first surface of the semiconductor wafer; selectively etching the first conductive layer by using the selectively formed second conductive layer as a mask; laminating a second wafer holding substrate on the second conductive layer by using a second adhesive, which is a conductor; melting the first adhesive to peel off the first wafer holding substrate from the semiconductor wafer and expose the surface of the semiconductor wafer; selectively etching the semiconductor wafer from the exposed surface so as to be separated into semiconductor elements and partially expose the second adhesive surface; evaluating the semiconductor elements so as to be sorted into non-defectives and defectives; and removing the second adhesive to peel off the second wafer holding substrate from the second conductive layer.
- The first conductive layer may be electrically connected to a ground electrode of the semiconductor element formed on the semiconductor wafer surface, for example, a source electrode of an MESFET. Then, in screening of the semiconductor elements, the first conductive layer before selectively etched may be connected to a ground potential to measure electrical characteristics of the semiconductor element. Or, the first conductive layer may be electrically connected to a ground electrode of the semiconductor element formed on the semiconductor wafer surface, for example, a source electrode of an MESFET. Then, in screening of the semiconductor elements, the second conductive layer, which is a conductor, may be connected to a ground potential to measure electrical characteristics of the semiconductor element.
- Furthermore, the semiconductor element may be a field effect transistor. Electrical characteristics measured in the non-defectives/defectives screening of a field effect transistor preferably include a high frequency characteristic. The reason for this is that the high frequency characteristic becomes important as an operation speed of the semiconductor element is increased.
- The second adhesive, which is a conductor, may be a conductive paste such as a silver paste. The first adhesive can be a low melting point wax. Furthermore, at least one of the first wafer holding substrate and second wafer holding substrate may be a transparent substrate. This transparent substrate may be constituted by a glass plate, quartz plate or sapphire plate.
- In the present invention, since the first conductive layer is connected to the ground electrode of the semiconductor element formed on the semiconductor wafer, for example, the source electrode of the field effect transistor, inductance of the ground electrode of this semiconductor element can be reduced to about the same level as that of a semiconductor element mounted in a package as a product. As a result, inductance on the source side of the semiconductor element is greatly reduced and thus a high frequency characteristic can be precisely measured.
- In addition, since the first conductive layer is connected to the ground electrode of each semiconductor element, only one ground electrode can be used in screening of the semiconductor elements. Since a plurality of semiconductor elements formed on the semiconductor wafer before separated into chips are sorted into non-defectives and defectives and then the chips are separated, the semiconductor elements can be easily handled in screening of the semiconductor elements. As a result, the non-defectives/defectives screening can be precisely and conveniently performed for all the semiconductor elements formed on the semiconductor wafer. Therefore, the method of manufacturing a semiconductor device according to the present invention can be applied to mass production of semiconductor devices.
- FIG. 1 is a cross sectional view showing a construction of a conventional semiconductor pellet;
- FIGS. 2A to2D are perspective views showing a method of manufacturing the conventional semiconductor pellet in the order of process steps;
- FIG. 3 is a perspective view showing characteristics of a semiconductor pellet manufacturing process according to a first embodiment of the present invention;
- FIGS. 4A to4H are perspective views showing a method of manufacturing a semiconductor pellet according to this embodiment in the order of process steps; and
- FIGS. 5A to5G are perspective views showing a method of manufacturing a semiconductor pellet according to a second embodiment of the invention in the order of process steps.
- Embodiments of the present invention will be described in detail below with reference to the accompanying drawings. First, a first embodiment of the invention will be described. FIG. 3 is a perspective view showing characteristics of a semiconductor pellet manufacturing process according to this embodiment. FIGS.4A to 4H are perspective views showing a method of manufacturing a semiconductor pellet according to this embodiment in the order of process steps. This embodiment is characterized in that a first conductive layer connected to a ground electrode of each semiconductor element is formed on the whole rear surface of a GaAs wafer formed into a thin film and that only the GaAs wafer is separated into chips without separating the first conductive layer so that electrical characteristics of all the semiconductor elements formed on the GaAs wafer are measured.
- In this embodiment, the semiconductor element is an MESFET explained in FIG. 1. First, this embodiment will be explained with reference to FIG. 3. A
metal film 3 which is used in plating as underlayer of plating (hereinafter called as a metal film for plating) is formed on the rear surface of aglass substrate 1 with a resistfilm 2 interposed therebetween. Themetal film 3 for plating is the aforementioned first conductive layer connected to a source electrode of each semiconductor element. The resistfilm 2 functions as an adhesive. In this state, probes of a prober are connected to a gate lead electrode and drain lead electrode of the semiconductor element 4 (see FIG. 1). Further, the source electrode of the semiconductor element (see FIG. 1) is connected to themetal film 3 for plating while themetal film 3 for plating is connected to a ground potential (GND). - At this time, the
metal film 3 for plating can be connected to the ground potential in a large contact area. Therefore, during measurement of, for example, a high frequency characteristic of the semiconductor element, inductance on the source side of the semiconductor element is stably reduced and thereby the high frequency characteristic can be precisely measured. Thus, non-defectives/defectives screening can be precisely performed for all the semiconductor elements on the GaAs wafer. - The method of manufacturing a semiconductor pellet according to this embodiment will be explained below in the order of manufacturing steps with reference to FIGS. 4A to4H. As shown in FIG. 4A, a
GaAs wafer 6 surface on which the semiconductor elements are formed is laminated on a front surfaceside glass substrate 5, which is a first wafer holding substrate, via a lowmelting point wax 7. The front surfaceside glass substrate 5 is transparent and the thickness thereof is, for example, 1 mm. The lowmelting point wax 7 constitutes a first adhesive. Subsequently, theGaAs wafer 6 is formed into a thin layer having a thickness of, for example, 40 μm. Then, through holes (see FIG. 1) are formed in prescribed regions of theGaAs wafer 6. - Subsequently, as shown in FIG. 4B, a
metal film 3 for plating is formed on the whole rear surface of thethin GaAs wafer 6. Themetal film 3 for plating is a laminated film obtained by successively depositing, for example, titanium (Ti) having a film thickness of 20 nm and gold (Au) having a film thickness of 300 nm in this order. Themetal film 3 for plating is a first conductive layer. - Subsequently, as shown in FIG. 4C, a
gold plating layer 8 is selectively formed on themetal film 3 for plating by a known method using a photoresist pattern. Thegold plating layer 8 is a second conductive layer. The film thickness of thegold plating layer 8 is, for example, 20 μm. - Subsequently, as shown in FIG. 4D, the
metal film 3 for plating andgold plating layer 8 are laminated on a transparent rear surfaceside glass substrate 1 via a resistfilm 2. The resistfilm 2 is a second adhesive having a thickness of about 20 μm. The rear surfaceside glass substrate 1 is a second wafer holding substrate having a thickness of about 0.5 mm. At this time, the gold plating layer 8 (see FIG. 4C) is buried in the resistfilm 2. Thus, a laminate is formed by successively laminating the lowmelting point wax 7,GaAs wafer 6,metal film 3 for plating, resistfilm 2 and rear surfaceside glass substrate 1 on the front surfaceside glass substrate 5 in this order. - Subsequently, this laminate is heated to a temperature equal to a melting point of the low
melting point wax 7 or higher, for example, 150 to 180° C. so that the lowmelting point wax 7 is melted to peel off the front surfaceside glass substrate 5 from theGaAs wafer 6. Then, the front surface of theGaAs wafer 6 is washed with an organic solvent. Consequently, as shown in FIG. 4E, the front surface of theGaAs wafer 6 is exposed. - Subsequently, the
GaAs wafer 6 is etched by using a photoresist film (not shown) as a mask and theGaAs wafer 6 is separated into a plurality ofsemiconductor elements 4. At this time, the positions of the photoresist film are adjusted by visually observing the pattern of thegold plating layer 8 through the transparent rear surfaceside glass substrate 1. In this etching process, only theGaAs wafer 6 is etched, but themetal film 3 for plating is not etched. FIG. 4F shows a construction of the laminate in this state composed of thesemiconductor elements 4,metal film 3 for plating, gold plating layer 8 (not shown), resistfilm 2 and rear surfaceside glass substrate 1. FIG. 4F shows the construction in a vertically inverted position with respect to FIGS. 4A to 4E. FIG. 4F and FIG. 3 are the same view. - Subsequently, as explained with reference to FIG. 3, electrical characteristics of all the
semiconductor elements 4 on theGaAs wafer 6 are measured for non-defectives/defectives screening. Then,defective semiconductor elements 4 are marked. - Subsequently, as shown in FIG. 4G, the
metal film 3 for plating is etched and patterned by using the aforementioned photoresist film (not shown) as a mask by a method such as ion milling or the like. Thereby, ametal layer 9 is formed under thesemiconductor elements 4. Themetal layer 9 is formed by patterning themetal film 3 for plating. As a result, the resistfilm 2 is exposed. - Subsequently, the resist
film 2 is dissolved by using an organic solvent to peel off the rear surfaceside glass substrate 1 from thegold plating layer 8. As a result, as shown in FIG. 4H, asemiconductor pellet 10 composed of themetal layer 9 andgold plating layer 8 formed on the rear surface of thesemiconductor element 4 can be obtained. - The method of manufacturing a semiconductor pellet according to this embodiment described above has effects described below as compared with a conventional method. First, a high frequency characteristic of the
semiconductor element 4 can be precisely measured in non-defectives/defectives screening of thesemiconductor elements 4 since inductance on the source side of thesemiconductor element 4 can be greatly reduced. In addition, the method of manufacturing a semiconductor pellet of this embodiment can be applied to mass production since non-defectives/defectives screening of all thesemiconductor elements 4 formed on aGaAs wafer 6 can be conveniently performed thereby. - A second embodiment of the present invention will be explained below. FIGS. 5A to5G are perspective views showing semiconductor pellet manufacturing processes according to this embodiment in the manufacturing order of process steps. In FIGS. 5A to 5G, the same component elements as those in the above-described first embodiment shown in FIGS. 4A to 4H are designated by the same reference numerals. The second embodiment is characterized in that a conductive paste such as a silver paste, which is an adhesive for laminating the GaAs wafer on the glass substrate, serves the function of the metal film for plating explained in the first embodiment.
- While partially overlapped with the explanation of the above-described first embodiment, a method of manufacturing a semiconductor pellet according to this embodiment will be explained step by step below with reference to FIGS. 5A to5G.
- First, as shown in FIG. 5A, the front surface of a
GaAs wafer 6 is laminated on a front surfaceside glass substrate 5 via a lowmelting point wax 7. The front surfaceside glass substrate 5 is transparent and has a thickness of, for example, 0.5 mm. Subsequently, theGaAs wafer 6 is formed into a thin layer, reducing the thickness of theGaAs wafer 6 to, for example, 25 μm. Then, through holes (see FIG. 1) are formed in prescribed regions of theGaAs wafer 6 as explained in the prior art. - Subsequently, as shown in FIG. 5B, a
metal film 3 for plating is formed on the whole rear surface of thethin GaAs wafer 6. Themetal film 3 for plating is a laminated film composed of titanium (Ti) and gold (Au). - Subsequently, as shown in FIG. 5C, a
gold plating layer 8 is selectively formed on themetal film 3 for plating by a known method using a photoresist pattern. The film thickness of thegold plating layer 8 is, for example, 10 μm. Subsequently, themetal film 3 for plating is etched and separated by using thegold plating layer 8 as a mask to form ametal layer 9. - Subsequently, as shown in FIG. 5D, the rear surface of the
GaAs wafer 6, that is, the surface on which themetal layer 9 and gold plating layer 8 (see FIG. 5C) are formed is laminated on the rear surfaceside glass substrate 1 via asilver paste 11. The film thickness of thesilver paste 11 is about 20 μm. Thesilver paste 11 is a second adhesive, which is a conductor. At this time, themetal layer 9 and gold plating layer 8 (see FIG. 5C) are connected to thesilver paste 11 while buried in thesilver paste 11. - Subsequently, this laminate is heated to a temperature equal to a melting point of the low
melting point wax 7 or higher so that the lowmelting point wax 7 is melted to peel off the front surfaceside glass substrate 5 from theGaAs wafer 6. Then, the front surface of theGaAs wafer 6 is washed with an organic solvent to expose the front surface of theGaAs wafer 6 as shown in FIG. 5E. Subsequently, theGaAs wafer 6 is etched by using a photoresist film (not shown) as a mask to separate theGaAs wafer 6 into a plurality ofsemiconductor elements 4. - FIG. 5F shows a construction of the laminate in this state composed of the
semiconductor elements 4,metal layer 9,gold plating layer 8,silver paste 11 and rear surfaceside glass substrate 1. FIG. 5F shows the construction in a vertically inverted position with respect to FIGS. 5A to 5E. In FIG. 5F, themetal layer 9 andgold plating layer 8 are projected from thesilver paste 11, but themetal layer 9 andgold plating layer 8 may be buried in thesilver paste 11. As shown in FIG. 5F, asemiconductor pellet 10 is constituted by the separatedsemiconductor element 4,metal layer 9 andgold plating layer 8. Thus, the separatedsemiconductor pellets 10 are laminated on the rear surfaceside glass substrate 1 via thesilver paste 11. - Subsequently, as in the method explained in the first embodiment, electrical characteristics of all the
semiconductor elements 4 on theGaAs wafer 6 are measured for non-defectives/defectives screening. Then,defective semiconductor elements 4 are marked. At this time, the whole surface of thesilver paste 11 is connected to the ground potential (GND). Therefore, inductance on the source side of thesemiconductor element 4 is greatly reduced. - Subsequently, the
silver paste 11 is melted and removed. Then, the rear surfaceside glass substrate 1 is peeled off from thesemiconductor pellets 10. As a result, as shown in FIG. 5G, asemiconductor pellet 10 having themetal layer 9 andgold plating layer 8 formed on the rear surface of thesemiconductor element 4 can be obtained. - In this embodiment, in addition to the effects of the above-described first embodiment, an effect can be obtained that inductance on the source side of the semiconductor element (MESFET) is further reduced.
- Thus, in each of the above embodiments, in manufacturing processes of a high-speed semiconductor device mounted on a compound semiconductor such as GaAs or the like, the ground electrode of the semiconductor element formed on the semiconductor wafer is connected to the ground potential via a metal film for plating or silver paste before individual semiconductor pellets are separated. After electrical characteristics of the semiconductor elements are measured in this state for non-defectives/defectives screening, semiconductor chips are separated.
- Consequently, inductance of a ground electrode side of the semiconductor element, for example, a source electrode can be greatly reduced during non-defectives/defectives screening of the semiconductor elements. Therefore, inductance of the ground electrode of the semiconductor element is made the same level as that of this semiconductor element mounted in a package as a product. As a result, a high frequency characteristic of the semiconductor element can be precisely measured. Furthermore, since non-defectives/defectives screening is conveniently performed for all the semiconductor elements formed on the semiconductor wafer, application to mass production becomes easy.
- The above-described effects of the present invention become more evident as a MESFET or semiconductor integrated circuit has a shorter-wavelength drive frequency. Therefore, according to the present invention, higher performances of a semiconductor element such as an MESFET or the like formed on a compound semiconductor can be further promoted.
- In the above-described embodiments, details are explained in a case where the semiconductor element is an MESFET. In the present invention, however, the semiconductor element is not limited to an MESFET, but may be a high electron mobility transistor (HEMT), an FET such as a hetero-junction field effect transistor (HFET) or the like or a bipolar transistor of compound semiconductor. The present invention can be similarly applied to semiconductor pellets having such semiconductor elements as in the case of the above embodiments and similar effects can be obtained.
- Furthermore, the present invention is not limited to the aforementioned embodiments, but it is apparent that each embodiment can be appropriately altered without departing from the scope of technical ideas of the present invention.
Claims (11)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-124721 | 2000-04-25 | ||
JP2000124721A JP2001308061A (en) | 2000-04-25 | 2000-04-25 | Method of manufacturing semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010034081A1 true US20010034081A1 (en) | 2001-10-25 |
US6432743B2 US6432743B2 (en) | 2002-08-13 |
Family
ID=18634810
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/840,578 Expired - Fee Related US6432743B2 (en) | 2000-04-25 | 2001-04-23 | Method of manufacturing semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (1) | US6432743B2 (en) |
JP (1) | JP2001308061A (en) |
KR (1) | KR20010105162A (en) |
TW (1) | TW486754B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030059979A1 (en) * | 2001-09-25 | 2003-03-27 | Yasunari Ukita | Semiconductor device-manufacturing method |
US20080272497A1 (en) * | 2007-05-04 | 2008-11-06 | Micron Technology, Inc. | Methods of forming conductive vias through substrates, and structures and assemblies resulting therefrom |
DE102014111420B4 (en) | 2013-08-12 | 2022-03-17 | Infineon Technologies Ag | Molded semiconductor package with rear-side bare chip metallization and method for manufacturing a semiconductor package |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000077576A (en) * | 1998-09-02 | 2000-03-14 | Texas Instr Japan Ltd | Semiconductor device and manufacture thereof |
KR100618837B1 (en) * | 2004-06-22 | 2006-09-01 | 삼성전자주식회사 | Method for forming thin wafer stack for wafer level package |
DE102006033319B4 (en) * | 2006-07-17 | 2010-09-30 | Infineon Technologies Ag | Method for producing a semiconductor device in semiconductor chip size with a semiconductor chip |
WO2008051058A1 (en) * | 2006-10-26 | 2008-05-02 | Jt Corporation | Apparatus for sorting semiconductor device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0222841A (en) | 1988-07-11 | 1990-01-25 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
US6113733A (en) * | 1996-11-08 | 2000-09-05 | Matsushita Electric Industrial Co., Ltd. | Apparatus and method for optical evaluation, apparatus and method for manufacturing semiconductor device, method of controlling apparatus for manufacturing semiconductor device, and semiconductor device |
JP4234244B2 (en) * | 1998-12-28 | 2009-03-04 | 富士通マイクロエレクトロニクス株式会社 | Wafer level package and semiconductor device manufacturing method using wafer level package |
-
2000
- 2000-04-25 JP JP2000124721A patent/JP2001308061A/en not_active Withdrawn
-
2001
- 2001-04-23 US US09/840,578 patent/US6432743B2/en not_active Expired - Fee Related
- 2001-04-24 KR KR1020010022131A patent/KR20010105162A/en active IP Right Grant
- 2001-04-24 TW TW090109845A patent/TW486754B/en active
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030059979A1 (en) * | 2001-09-25 | 2003-03-27 | Yasunari Ukita | Semiconductor device-manufacturing method |
US20080272497A1 (en) * | 2007-05-04 | 2008-11-06 | Micron Technology, Inc. | Methods of forming conductive vias through substrates, and structures and assemblies resulting therefrom |
US8183151B2 (en) * | 2007-05-04 | 2012-05-22 | Micron Technology, Inc. | Methods of forming conductive vias through substrates, and structures and assemblies resulting therefrom |
US8835293B2 (en) | 2007-05-04 | 2014-09-16 | Micron Technology, Inc. | Methods for forming conductive elements and vias on substrates |
US9153491B2 (en) | 2007-05-04 | 2015-10-06 | Micron Technology, Inc. | Methods for forming conductive elements and vias on substrates and for forming multi-chip modules |
DE102014111420B4 (en) | 2013-08-12 | 2022-03-17 | Infineon Technologies Ag | Molded semiconductor package with rear-side bare chip metallization and method for manufacturing a semiconductor package |
Also Published As
Publication number | Publication date |
---|---|
US6432743B2 (en) | 2002-08-13 |
KR20010105162A (en) | 2001-11-28 |
TW486754B (en) | 2002-05-11 |
JP2001308061A (en) | 2001-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5338967A (en) | Semiconductor device structure with plated heat sink and supporting substrate | |
KR100403481B1 (en) | Electronic device and its manufacturing method | |
US20030003724A1 (en) | Manufacturing method of the semiconductor device | |
US7638411B2 (en) | Semiconductor wafer, semiconductor chip and dicing method of a semiconductor wafer | |
US8022508B2 (en) | Semiconductor wafer | |
US6806181B2 (en) | Method of fabricating an air bridge | |
US5182420A (en) | Method of fabricating metallized chip carriers from wafer-shaped substrates | |
US5457072A (en) | Process for dicing a semiconductor wafer having a plated heat sink using a temporary substrate | |
US6432743B2 (en) | Method of manufacturing semiconductor device | |
JP3725692B2 (en) | Monolithic microwave integrated circuit and its mounting structure | |
US20090168380A1 (en) | Package substrate embedded with semiconductor component | |
US4011144A (en) | Methods of forming metallization patterns on beam lead semiconductor devices | |
JPH06244437A (en) | Semiconductor wafer | |
JP2001118994A (en) | Semiconductor device | |
JPH1164389A (en) | Bump type contactor and production of contact therefor | |
JPS62211962A (en) | Manufacture of high-frequency semiconductor device | |
US9824939B2 (en) | Semiconductor assembly and method to form the same | |
JP2917362B2 (en) | Method for manufacturing semiconductor device | |
KR100943896B1 (en) | Method for Manufacturing Chemical Compound Semiconductor Device | |
JPH07321127A (en) | Compound semiconductor device and manufacture thereof | |
JP3049813B2 (en) | Semiconductor integrated circuit | |
KR100247700B1 (en) | Method of fabricating semicondcutor device | |
JPH0318339B2 (en) | ||
KR19990086481A (en) | Manufacturing Method of Semiconductor Device | |
JPH08153851A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIMADA, MASAO;REEL/FRAME:011750/0060 Effective date: 20010418 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013774/0295 Effective date: 20021101 |
|
CC | Certificate of correction | ||
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20060813 |