US20010029061A1 - Insulator/metal bonding island for active-area silver epoxy bonding - Google Patents
Insulator/metal bonding island for active-area silver epoxy bonding Download PDFInfo
- Publication number
- US20010029061A1 US20010029061A1 US09/818,192 US81819201A US2001029061A1 US 20010029061 A1 US20010029061 A1 US 20010029061A1 US 81819201 A US81819201 A US 81819201A US 2001029061 A1 US2001029061 A1 US 2001029061A1
- Authority
- US
- United States
- Prior art keywords
- array
- semiconductor die
- metal
- bonding
- islands
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004593 Epoxy Substances 0.000 title claims abstract description 42
- 229910052751 metal Inorganic materials 0.000 title claims description 33
- 239000002184 metal Substances 0.000 title claims description 33
- 239000012212 insulator Substances 0.000 title claims description 8
- 229910052709 silver Inorganic materials 0.000 title abstract description 31
- 239000004332 silver Substances 0.000 title abstract description 31
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 title description 30
- 239000004065 semiconductor Substances 0.000 claims abstract description 49
- 230000005012 migration Effects 0.000 claims abstract description 14
- 238000013508 migration Methods 0.000 claims abstract description 14
- 239000007769 metal material Substances 0.000 claims abstract description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 11
- 238000000034 method Methods 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 7
- 235000012239 silicon dioxide Nutrition 0.000 claims description 6
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 238000000151 deposition Methods 0.000 claims description 4
- 239000000758 substrate Substances 0.000 description 16
- 230000015556 catabolic process Effects 0.000 description 7
- 238000006731 degradation reaction Methods 0.000 description 7
- 238000002161 passivation Methods 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000000463 material Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000003491 array Methods 0.000 description 4
- 230000013011 mating Effects 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 3
- 238000011109 contamination Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000005286 illumination Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- CSDREXVUYHZDNP-UHFFFAOYSA-N alumanylidynesilicon Chemical compound [Al].[Si] CSDREXVUYHZDNP-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 230000005251 gamma ray Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000725 suspension Substances 0.000 description 1
- 230000036962 time dependent Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01011—Sodium [Na]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12043—Photo diode
Definitions
- This invention relates to semiconductor detectors, and more particularly to the improvement of the electrical and mechanical integrity of such detectors connected to external structures or electronics.
- a semiconductor chip or die can have bumped terminations spaced around an active area of the die.
- the terminations are intended for face-to-face attachment of the semiconductor die to a substrate 102 or another semiconductor die.
- the bumped terminations of the flip-chip 100 often include an array of minute solder balls or epoxy bonds 104 disposed on a front attachment surface of a semiconductor die.
- the attachment of a flip-chip 100 to a substrate 102 or another semiconductor involves aligning the epoxy bonds 104 on the flip-chip 100 with a plurality of contact points 106 on a facing surface 108 of the substrate 102 .
- the contact points 106 are configured to be a mirror image of the epoxy bond arrangement 104 on the flip-chip 100 .
- a plurality of epoxy bonds 104 may also be formed on the facing surface of the substrate 102 at the contact points 106 .
- semiconductor illumination detector chips are attached to structures such as printed circuit boards (PCBs) or signal processing electronics in a flip-chip interconnection.
- the silver epoxy bonding is a relatively simple technique that has been widely used for flip-chip bonding of semiconductor photodetectors to external structures.
- the silver epoxy is silver-filled epoxy having a suspension of silver particles in an epoxy paste.
- the paste, mixed with a compatible hardening agent, is applied in liquid form to the contacts on the photodetector and/or the external structures.
- the front surfaces of the chip and external structure are aligned mechanically. The surfaces are then brought into sufficiently close proximity so that the silver epoxy forms a bridge between the mating contacts on the two components.
- An appropriate curing cycle causes the silver epoxy to cure into conductive, rigid or semi-rigid, interconnections between the two components.
- any migration of the components of the silver epoxy through the metal contact can cause degradation of the electrical properties of photodetector structures.
- an exposure of the flip-chip photodetector to repeated cycles between low and high temperatures may cause failure of the electrical and mechanical connection.
- Such failures are often caused by mechanical stresses to the assembly resulting from the difference between the coefficients of thermal expansion (CTE) of the semiconductor material and the external structure. Forces applied to the assembly by other means may also cause failure of the interconnection. In some cases, the stresses on the metal-to-semiconductor interface are sufficient to pull a portion of the semiconductor material away from the surface of the chip.
- the present disclosure includes a semiconductor interconnection device having a semiconductor die, a plurality of epoxy bonds, and an array of insulating islands.
- the semiconductor die has a plurality of conductive contacts.
- the plurality of epoxy bonds contains a metallic component such as silver.
- the epoxy bonds are configured to provide interconnection between the semiconductor die and an external structure.
- the plurality of epoxy bonds is selectively applied to the plurality of conductive contacts on the semiconductor die and corresponding conductive contacts on the external structure.
- the array of insulating islands is coupled to the plurality of conductive contacts. The islands are configured to prevent migration of the metallic substance from the plurality of epoxy bonds to the semiconductor die through the plurality of conductive contacts.
- the present disclosure also includes a method of manufacturing a flip-chip interconnection device.
- the method includes providing an array of insulating islands on a semiconductor die, applying a plurality of metal contacts over the array of insulating islands, and selectively depositing an array of epoxy bonds on the plurality of metal contacts.
- the array of insulating islands prevents migration of metallic component in the array of epoxy bonds into the semiconductor die.
- FIG. 1 is a top perspective view showing a flip-chip interconnection with an external structure substrate.
- FIG. 2 is a cross-section of a conventional p-i-n photodiode connected to an external structure by means of a silver epoxy bond.
- FIG. 3 is a cross-section of a p-i-n photodiode in accordance with one embodiment of the present invention.
- FIG. 4 is a flowchart of a flip-chip interconnection device manufacturing process in accordance with an embodiment of the present invention
- FIG. 2 A simplified cross-section of a conventional semiconductor detector, such as a photovoltaic detector or a photoconductive detector, is shown in FIG. 2.
- the photovoltaic detector can include a p-n junction photosensor, a p-i-n diode photodetector, or a metal-semiconductor (Schottky) photosensor.
- FIG. 2 is described in terms of a p-i-n diode photodetector or a p-i-n photodiode 200 .
- the p-i-n photodiode 200 is formed on a semiconductor substrate 202 , and is connected to a mating contact 218 on a substrate 205 of an external structure 204 .
- a heavily doped p-type region 206 has been fabricated.
- the lightly doped n-type semiconductor is often denoted as intrinsic or i-type.
- a heavily doped n-type layer and an appropriate contact (not shown) complete the p-i-n structure.
- a thermally-grown silicon dioxide field oxide 210 is formed over a face surface 212 of a semiconductor wafer 202 to passivate the Si surface.
- the oxide thus acts as a passivation film 210 .
- the passivation film 210 is selectively etched to expose the conductive electrode 206 formed with the heavily doped p-type region.
- a metal contact 208 is then applied over the face surface 214 of the passivation film 210 .
- the conductive electrode 206 formed with the heavily doped p-type region facilitates formation of an ohmic connection to the metal contact 208 .
- suitable insulators may be grown or deposited for passivation.
- a silver epoxy bond 216 connects the metal contact 208 to the mating contact 218 on the substrate 205 of the external structure 204 .
- Silver migration through the metal contact 208 at several locations 220 is shown. The silver migration at these locations 220 leads to the formation of silver-contaminated regions 222 at and/or below the semiconductor surface. These regions 222 degrade the electrical properties of the semiconductor device such as a photodetector.
- FIG. 3 shows a new semiconductor illumination detector, such as a p-i-n photodiode 300 , in accordance with one embodiment of the present system.
- the present p-i-n photodiode 300 promotes prevention of degradation by silver migration.
- an insulating island 324 is formed on the surface 326 of the heavily doped p-type conductive electrode 306 prior to deposition of the metal contact 308 .
- the silver epoxy bond 316 connects the metal contact 308 to the mating contact 318 on the substrate 305 of the external structure 304 .
- the silver migration through the metal contact 308 occurs at several points 320 .
- the insulating island 324 acts as a barrier to silver migration.
- the insulating island 324 prevents the formation of contaminated regions such as those represented by 222 in FIG. 2. Therefore, degradation of the photodiode 300 by silver contamination is substantially reduced.
- the insulating island 324 comprises a layer of insulating material. In another embodiment, the insulating island 324 is thermally grown silicon dioxide.
- the portion of the metal contact 308 directly over the insulating island 324 is referred to as an insulator/metal bonding structure 330 .
- This insulator/metal bonding structure 330 provides a direct contact between the silver epoxy bond 314 and the semiconductor material 306 , thereby providing the required electrical connection between the photodiode 300 and the external structure 320 .
- the insulating island 324 also provides a mechanical buffer region to mitigate the transmission of stress from the silver epoxy bond into the semiconductor.
- the most common stress is due to the inherently large coefficient of thermal expansion (CTE) mismatch between the semiconductor substrate and the substrate of the external structure.
- CTE coefficient of thermal expansion
- the electronic packages are subject to two types of heat exposures: process cycles, which are often high in temperature but few in number; and operation cycles, which are numerous but less extreme. If either the flip chips or substrates are unable to repeatedly bear their share of the system thermal mismatch, on or more elements of the electronic package will fracture, which destroys the functionality of the electronic package.
- FIG. 4 is a flowchart of a flip-chip interconnection device manufacturing process in accordance with an embodiment of the present invention.
- an array of insulating islands is provided on a semiconductor die.
- a plurality of metal contacts is applied over the array of insulating islands at step 402 .
- An array of epoxy bonds is selectively deposited on the plurality of metal contacts at step 404 .
- the array of epoxy bonds is aligned on top of respective metal contacts on an external structure.
- the semiconductor die is bonded to the external structure at step 408 .
- Insulator/metal bonding islands 324 , 330 have been embodied in silicon p-i-n photodiode arrays with sixteen individual photodiode pixels in a 4 ⁇ 4 array. These arrays were fabricated in high resistivity (>1000 ohm-cm) silicon substrates using conventional silicon process technology. Active p-type contacts to these devices were approximately 2.9 ⁇ 2.9 mm 2 . Circular, thermally grown silicon dioxide bonding islands approximately 630 micrometers in diameter and nominally 0.25 micrometers thick were fabricated at one or more locations over each active p-type contact.
- a thermally-grown silicon dioxide field oxide nominally 1 micrometer thick, passivated the gaps between the pixels and over other regions of the chips.
- Metal contacts were formed by sputter deposition of approximately 1 micrometer of aluminum containing nominally 1% of dissolved silicon (Al:1%Si) over nearly the entire active p-type region and overlapping the edges of the field oxide.
- Al:1%Si dissolved silicon
- a double-layer metal system having Al:1%Cu over Al:1%Si, with each layer nominally 1 micrometer thick was used.
- the second metal layer was connected to the first layer through holes etched in a second-level passivation insulator and deposited over the field oxide. Both silicon dioxide and silicon nitride have been used for this second-level passivation.
- the single and double-layer metal systems have been used in conjunction with an under bump metallization (UBM) system.
- UBM under bump metallization
- the UBM is used to facilitate fabrication of solder balls on the chips.
- the UBM used in the embodiment is fabricated on top of the metal contacts by addition of 5 to 7 micrometers of nickel deposited by electroless plating, followed by approximately 0.2 micrometers of electroless gold.
- PCBs printed circuit boards
- the PCBs carried external signal processing electronics.
- Silver epoxy has been used for direct chip-to-PCB bonds and also in hybrid silver epoxy/solder bump bonds.
- Thousands of chips have been bonded to PCBs by one or both of these methods, and chip/PCB assemblies fabricated by these methods have been embodied into prototype and production versions of the DIGIRAD 2020tcTM, a commercial solid-state gamma-ray imager.
Abstract
A semiconductor interconnection device having a semiconductor die, a plurality of epoxy bonds, and an array of insulating islands is disclosed. The semiconductor die has a plurality of conductive contacts. The plurality of epoxy bonds has a metallic substance such as silver. The epoxy bonds are configured to provide interconnection between the semiconductor die and an external structure. The plurality of epoxy bonds is selectively applied to the plurality of conductive contacts on the semiconductor die and corresponding conductive contacts on the external structure. The array of insulating islands is coupled to the plurality of conductive contacts. The islands are configured to prevent migration of the metallic substance from the plurality of epoxy bonds to the semiconductor die through the plurality of conductive contacts.
Description
- This is a divisional application of U.S. application Ser. No. 09/547,061, filed Apr. 7, 2000, which claims priority to U.S. Provisional Application Serial No. 60/128,626, filed Apr. 9, 1999 and entitled “An Oxide/Metal Bonding Island for Active Area Silver Conductive Epoxy Bonding.”
- This invention relates to semiconductor detectors, and more particularly to the improvement of the electrical and mechanical integrity of such detectors connected to external structures or electronics.
- In a conventional flip-
chip 100 shown in FIG. 1, a semiconductor chip or die can have bumped terminations spaced around an active area of the die. The terminations are intended for face-to-face attachment of the semiconductor die to asubstrate 102 or another semiconductor die. The bumped terminations of the flip-chip 100 often include an array of minute solder balls orepoxy bonds 104 disposed on a front attachment surface of a semiconductor die. The attachment of a flip-chip 100 to asubstrate 102 or another semiconductor involves aligning theepoxy bonds 104 on the flip-chip 100 with a plurality ofcontact points 106 on a facingsurface 108 of thesubstrate 102. Thecontact points 106 are configured to be a mirror image of theepoxy bond arrangement 104 on the flip-chip 100. A plurality ofepoxy bonds 104 may also be formed on the facing surface of thesubstrate 102 at thecontact points 106. In some applications, semiconductor illumination detector chips are attached to structures such as printed circuit boards (PCBs) or signal processing electronics in a flip-chip interconnection. - Several techniques exist for forming flip-chip interconnections between semiconductor photodetectors and external structures. These include solder bump interconnection, silver epoxy bonding, and indium bump bonding. The silver epoxy bonding is a relatively simple technique that has been widely used for flip-chip bonding of semiconductor photodetectors to external structures. The silver epoxy is silver-filled epoxy having a suspension of silver particles in an epoxy paste. The paste, mixed with a compatible hardening agent, is applied in liquid form to the contacts on the photodetector and/or the external structures. The front surfaces of the chip and external structure are aligned mechanically. The surfaces are then brought into sufficiently close proximity so that the silver epoxy forms a bridge between the mating contacts on the two components. However, the liquid nature of the epoxy itself imposes limits on the minimum spacing between adjacent contacts that can be bonded. An appropriate curing cycle causes the silver epoxy to cure into conductive, rigid or semi-rigid, interconnections between the two components.
- Since the metal electrical contacts on a photodetector often resides directly on the surface of the semiconductor material itself, any migration of the components of the silver epoxy through the metal contact can cause degradation of the electrical properties of photodetector structures. Further, an exposure of the flip-chip photodetector to repeated cycles between low and high temperatures may cause failure of the electrical and mechanical connection. Such failures are often caused by mechanical stresses to the assembly resulting from the difference between the coefficients of thermal expansion (CTE) of the semiconductor material and the external structure. Forces applied to the assembly by other means may also cause failure of the interconnection. In some cases, the stresses on the metal-to-semiconductor interface are sufficient to pull a portion of the semiconductor material away from the surface of the chip.
- The present disclosure includes a semiconductor interconnection device having a semiconductor die, a plurality of epoxy bonds, and an array of insulating islands. The semiconductor die has a plurality of conductive contacts. The plurality of epoxy bonds contains a metallic component such as silver. The epoxy bonds are configured to provide interconnection between the semiconductor die and an external structure. The plurality of epoxy bonds is selectively applied to the plurality of conductive contacts on the semiconductor die and corresponding conductive contacts on the external structure. The array of insulating islands is coupled to the plurality of conductive contacts. The islands are configured to prevent migration of the metallic substance from the plurality of epoxy bonds to the semiconductor die through the plurality of conductive contacts.
- The present disclosure also includes a method of manufacturing a flip-chip interconnection device. The method includes providing an array of insulating islands on a semiconductor die, applying a plurality of metal contacts over the array of insulating islands, and selectively depositing an array of epoxy bonds on the plurality of metal contacts. The array of insulating islands prevents migration of metallic component in the array of epoxy bonds into the semiconductor die.
- The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
- FIG. 1 is a top perspective view showing a flip-chip interconnection with an external structure substrate.
- FIG. 2 is a cross-section of a conventional p-i-n photodiode connected to an external structure by means of a silver epoxy bond.
- FIG. 3 is a cross-section of a p-i-n photodiode in accordance with one embodiment of the present invention.
- FIG. 4 is a flowchart of a flip-chip interconnection device manufacturing process in accordance with an embodiment of the present invention
- Like reference symbols in the various drawings indicate like elements.
- In recognition of the above, a new system has been developed to provide flip-chip connection with reduced degradation of the electrical and mechanical properties. The inventors recognized that in forming a flip-chip interconnection using silver epoxy bonding, the degradation of the electrical properties of metal-semiconductor structures was caused by silver migration into the active area. This recognition is supported by A. Castaldini, Degradation Effects at Aluminum-Silicon Schottky Diodes, Electrochemical and Solid-State Letters, Vol. 1, No. 2, pp. 83-85 (1998).
- A simplified cross-section of a conventional semiconductor detector, such as a photovoltaic detector or a photoconductive detector, is shown in FIG. 2. The photovoltaic detector can include a p-n junction photosensor, a p-i-n diode photodetector, or a metal-semiconductor (Schottky) photosensor. As an example, FIG. 2 is described in terms of a p-i-n diode photodetector or a
p-i-n photodiode 200. Thep-i-n photodiode 200 is formed on asemiconductor substrate 202, and is connected to amating contact 218 on asubstrate 205 of anexternal structure 204. Near the top surface of the lightly doped n-type semiconductor substrate 202, a heavily doped p-type region 206 has been fabricated. The lightly doped n-type semiconductor is often denoted as intrinsic or i-type. A heavily doped n-type layer and an appropriate contact (not shown) complete the p-i-n structure. - In conventional silicon (Si) technology, a thermally-grown silicon
dioxide field oxide 210 is formed over aface surface 212 of asemiconductor wafer 202 to passivate the Si surface. The oxide thus acts as apassivation film 210. Thepassivation film 210 is selectively etched to expose theconductive electrode 206 formed with the heavily doped p-type region. Ametal contact 208 is then applied over theface surface 214 of thepassivation film 210. Theconductive electrode 206 formed with the heavily doped p-type region facilitates formation of an ohmic connection to themetal contact 208. For photodiodes fabricated in other materials, suitable insulators may be grown or deposited for passivation. - A
silver epoxy bond 216 connects themetal contact 208 to themating contact 218 on thesubstrate 205 of theexternal structure 204. Silver migration through themetal contact 208 atseveral locations 220 is shown. The silver migration at theselocations 220 leads to the formation of silver-contaminatedregions 222 at and/or below the semiconductor surface. Theseregions 222 degrade the electrical properties of the semiconductor device such as a photodetector. - FIG. 3 shows a new semiconductor illumination detector, such as a
p-i-n photodiode 300, in accordance with one embodiment of the present system. The presentp-i-n photodiode 300 promotes prevention of degradation by silver migration. - In the
photodiode structure 300 of FIG. 3, an insulatingisland 324 is formed on thesurface 326 of the heavily doped p-typeconductive electrode 306 prior to deposition of themetal contact 308. Once themetal contact 308 is applied over theface surface 314 of thepassivation film 310, thesilver epoxy bond 316 connects themetal contact 308 to themating contact 318 on thesubstrate 305 of theexternal structure 304. Again, the silver migration through themetal contact 308 occurs atseveral points 320. However, in contrast to the situation depicted in FIG. 2, the insulatingisland 324 acts as a barrier to silver migration. The insulatingisland 324 prevents the formation of contaminated regions such as those represented by 222 in FIG. 2. Therefore, degradation of thephotodiode 300 by silver contamination is substantially reduced. - In one embodiment, the insulating
island 324 comprises a layer of insulating material. In another embodiment, the insulatingisland 324 is thermally grown silicon dioxide. - The portion of the
metal contact 308 directly over the insulatingisland 324 is referred to as an insulator/metal bonding structure 330. This insulator/metal bonding structure 330 provides a direct contact between the silverepoxy bond 314 and thesemiconductor material 306, thereby providing the required electrical connection between thephotodiode 300 and theexternal structure 320. - The insulating
island 324 also provides a mechanical buffer region to mitigate the transmission of stress from the silver epoxy bond into the semiconductor. The most common stress is due to the inherently large coefficient of thermal expansion (CTE) mismatch between the semiconductor substrate and the substrate of the external structure. The electronic packages are subject to two types of heat exposures: process cycles, which are often high in temperature but few in number; and operation cycles, which are numerous but less extreme. If either the flip chips or substrates are unable to repeatedly bear their share of the system thermal mismatch, on or more elements of the electronic package will fracture, which destroys the functionality of the electronic package. - As an electronic package dissipates heat to its surroundings during operation, or as the ambient system temperature changes, differential thermal expansions cause stresses to be generated in the interconnection structures between the semiconductor die and the substrate. These stresses produce instantaneous elastic and, most often, plastic strain, as well as time-dependent strains in the joint, especially within its weakest segment. Thus, the CTE mismatch between chip and substrate will cause a shear displacement to be applied on each terminal which can fracture the connection.
- FIG. 4 is a flowchart of a flip-chip interconnection device manufacturing process in accordance with an embodiment of the present invention. At
step 400, an array of insulating islands is provided on a semiconductor die. A plurality of metal contacts is applied over the array of insulating islands atstep 402. An array of epoxy bonds is selectively deposited on the plurality of metal contacts atstep 404. Atstep 406, the array of epoxy bonds is aligned on top of respective metal contacts on an external structure. Finally, the semiconductor die is bonded to the external structure atstep 408. - Insulator/
metal bonding islands - All of the metal systems were subject to silver migration. Both of the layers in this type of UBM were porous, and fabrication of these layers frequently left gaps between the UBM and the walls of the second layer glass through which silver could migrate.
- Several versions of the photodiode arrays have been produced with each chip requiring 18 to 20 silver-epoxy bonds to printed circuit boards (PCBs). The PCBs carried external signal processing electronics. Silver epoxy has been used for direct chip-to-PCB bonds and also in hybrid silver epoxy/solder bump bonds. Thousands of chips have been bonded to PCBs by one or both of these methods, and chip/PCB assemblies fabricated by these methods have been embodied into prototype and production versions of the DIGIRAD 2020tc™, a commercial solid-state gamma-ray imager.
- Even under accelerated life tests, almost no performance degradation attributable to silver migration was observed. Although any contamination of the semiconductor material by silver migration would degrade the leakage currents of these devices, the test results showed that the photodiode arrays have extremely low reverse-bias leakage currents less than 1 nA/cm2. It is important to note that these devices are uniquely sensitive to contamination because they have such low leakage currents.
- A number of embodiments of the invention have been described above for illustrative purposes. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, the term p-i-n is used in the above description to represent collectively p-i-n and p-n structures and their complementary n-p and n-i-p devices. All statements and claims with respect to specific semiconductor structures are for illustrative purposes only. They apply qualitatively to the complementary structure in which all of the following can be simultaneously replaced with their (polarity-reversed) complement: conductivity types, charge carriers, electrical potentials and electric fields. Accordingly, other embodiments are within the scope of the following claims.
Claims (4)
1. A method of manufacturing a flip-chip interconnection device, comprising:
providing an array of insulating islands on a semiconductor die;
applying a plurality of metal contacts over said array of insulating islands; and
selectively depositing an array of epoxy bonds on said plurality of metal contacts, where said providing said array of insulating islands prevents migration of metallic substance in said array of epoxy bonds into said semiconductor die.
2. The method of , further comprising:
claim 1
aligning said array of epoxy bonds on top of respective metal contacts on an external structure; and
bonding said semiconductor die to said external structure.
3. The method of , wherein said providing said array of insulating islands includes depositing a layer of thermally grown silicon dioxide.
claim 1
4. The method of , wherein said applying said plurality of metal contacts provides an array of insulator/metal bonding islands disposed on top of said array of insulating islands, said array of insulator/metal bonding islands operating to provide direct electrical contact between the array of epoxy bonds and the semiconductor die.
claim 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/818,192 US20010029061A1 (en) | 1999-04-09 | 2001-03-26 | Insulator/metal bonding island for active-area silver epoxy bonding |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12862699P | 1999-04-09 | 1999-04-09 | |
US09/547,061 US6630735B1 (en) | 1999-04-09 | 2000-04-07 | Insulator/metal bonding island for active-area silver epoxy bonding |
US09/818,192 US20010029061A1 (en) | 1999-04-09 | 2001-03-26 | Insulator/metal bonding island for active-area silver epoxy bonding |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/547,061 Division US6630735B1 (en) | 1999-04-09 | 2000-04-07 | Insulator/metal bonding island for active-area silver epoxy bonding |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010029061A1 true US20010029061A1 (en) | 2001-10-11 |
Family
ID=26826773
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/547,061 Expired - Lifetime US6630735B1 (en) | 1999-04-09 | 2000-04-07 | Insulator/metal bonding island for active-area silver epoxy bonding |
US09/818,192 Abandoned US20010029061A1 (en) | 1999-04-09 | 2001-03-26 | Insulator/metal bonding island for active-area silver epoxy bonding |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/547,061 Expired - Lifetime US6630735B1 (en) | 1999-04-09 | 2000-04-07 | Insulator/metal bonding island for active-area silver epoxy bonding |
Country Status (1)
Country | Link |
---|---|
US (2) | US6630735B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090250797A1 (en) * | 2006-11-06 | 2009-10-08 | Infineon Technologies Ag | Multi-Chip Package |
US11521765B2 (en) * | 2020-03-31 | 2022-12-06 | Hitachi Metals, Ltd. | Tube equipped electric wire |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8489176B1 (en) | 2000-08-21 | 2013-07-16 | Spectrum Dynamics Llc | Radioactive emission detector equipped with a position tracking system and utilization thereof with medical systems and in medical procedures |
US8909325B2 (en) | 2000-08-21 | 2014-12-09 | Biosensors International Group, Ltd. | Radioactive emission detector equipped with a position tracking system and utilization thereof with medical systems and in medical procedures |
US8565860B2 (en) | 2000-08-21 | 2013-10-22 | Biosensors International Group, Ltd. | Radioactive emission detector equipped with a position tracking system |
KR100415279B1 (en) * | 2001-06-26 | 2004-01-16 | 삼성전자주식회사 | Chip stack package and manufacturing method thereof |
DE10323007B4 (en) * | 2003-05-21 | 2005-10-20 | Infineon Technologies Ag | A semiconductor device |
US9470801B2 (en) | 2004-01-13 | 2016-10-18 | Spectrum Dynamics Llc | Gating with anatomically varying durations |
WO2007010534A2 (en) | 2005-07-19 | 2007-01-25 | Spectrum Dynamics Llc | Imaging protocols |
US8571881B2 (en) | 2004-11-09 | 2013-10-29 | Spectrum Dynamics, Llc | Radiopharmaceutical dispensing, administration, and imaging |
US7968851B2 (en) | 2004-01-13 | 2011-06-28 | Spectrum Dynamics Llc | Dynamic spect camera |
US8586932B2 (en) | 2004-11-09 | 2013-11-19 | Spectrum Dynamics Llc | System and method for radioactive emission measurement |
US7176466B2 (en) | 2004-01-13 | 2007-02-13 | Spectrum Dynamics Llc | Multi-dimensional image reconstruction |
US9040016B2 (en) | 2004-01-13 | 2015-05-26 | Biosensors International Group, Ltd. | Diagnostic kit and methods for radioimaging myocardial perfusion |
EP1778957A4 (en) | 2004-06-01 | 2015-12-23 | Biosensors Int Group Ltd | Radioactive-emission-measurement optimization to specific body structures |
US8000773B2 (en) | 2004-11-09 | 2011-08-16 | Spectrum Dynamics Llc | Radioimaging |
US9316743B2 (en) | 2004-11-09 | 2016-04-19 | Biosensors International Group, Ltd. | System and method for radioactive emission measurement |
US9943274B2 (en) | 2004-11-09 | 2018-04-17 | Spectrum Dynamics Medical Limited | Radioimaging using low dose isotope |
US8615405B2 (en) | 2004-11-09 | 2013-12-24 | Biosensors International Group, Ltd. | Imaging system customization using data from radiopharmaceutical-associated data carrier |
EP1827505A4 (en) | 2004-11-09 | 2017-07-12 | Biosensors International Group, Ltd. | Radioimaging |
WO2008059489A2 (en) | 2006-11-13 | 2008-05-22 | Spectrum Dynamics Llc | Radioimaging applications of and novel formulations of teboroxime |
US8837793B2 (en) | 2005-07-19 | 2014-09-16 | Biosensors International Group, Ltd. | Reconstruction stabilizer and active vision |
US8894974B2 (en) | 2006-05-11 | 2014-11-25 | Spectrum Dynamics Llc | Radiopharmaceuticals for diagnosis and therapy |
US9275451B2 (en) | 2006-12-20 | 2016-03-01 | Biosensors International Group, Ltd. | Method, a system, and an apparatus for using and processing multidimensional data |
US8521253B2 (en) | 2007-10-29 | 2013-08-27 | Spectrum Dynamics Llc | Prostate imaging |
US8338788B2 (en) | 2009-07-29 | 2012-12-25 | Spectrum Dynamics Llc | Method and system of optimized volumetric imaging |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5796591A (en) * | 1995-06-07 | 1998-08-18 | International Business Machines Corporation | Direct chip attach circuit card |
JP2830903B2 (en) * | 1995-07-21 | 1998-12-02 | 日本電気株式会社 | Method for manufacturing semiconductor device |
US5866949A (en) * | 1996-12-02 | 1999-02-02 | Minnesota Mining And Manufacturing Company | Chip scale ball grid array for integrated circuit packaging |
US6040630A (en) * | 1998-04-13 | 2000-03-21 | Harris Corporation | Integrated circuit package for flip chip with alignment preform feature and method of forming same |
US6078100A (en) * | 1999-01-13 | 2000-06-20 | Micron Technology, Inc. | Utilization of die repattern layers for die internal connections |
-
2000
- 2000-04-07 US US09/547,061 patent/US6630735B1/en not_active Expired - Lifetime
-
2001
- 2001-03-26 US US09/818,192 patent/US20010029061A1/en not_active Abandoned
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090250797A1 (en) * | 2006-11-06 | 2009-10-08 | Infineon Technologies Ag | Multi-Chip Package |
US7982293B2 (en) | 2006-11-06 | 2011-07-19 | Infineon Technologies Ag | Multi-chip package including die paddle with steps |
DE112006004098B4 (en) * | 2006-11-06 | 2013-01-31 | Infineon Technologies Ag | Semiconductor module with a lead frame arrangement with at least two semiconductor chips and method for their production |
US11521765B2 (en) * | 2020-03-31 | 2022-12-06 | Hitachi Metals, Ltd. | Tube equipped electric wire |
Also Published As
Publication number | Publication date |
---|---|
US6630735B1 (en) | 2003-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6630735B1 (en) | Insulator/metal bonding island for active-area silver epoxy bonding | |
US7820525B2 (en) | Method for manufacturing hybrid image sensors | |
US4160308A (en) | Optically coupled isolator device and method of making same | |
US6504178B2 (en) | Indirect back surface contact to semiconductor devices | |
US8937255B1 (en) | Superconductive multi-chip module for high speed digital circuits | |
KR0184025B1 (en) | Flip-chip semiconductor device having an electrode pad covered with non-metal member | |
CN100438054C (en) | Photodiode array, method for manufacturing same, and radiation detector | |
US10170647B2 (en) | Solar cell and method for manufacturing the same | |
US5904495A (en) | Interconnection technique for hybrid integrated devices | |
WO1994017557A1 (en) | Thermally matched readout/detector assembly and method for fabricating same | |
JP2010205858A (en) | Photodetector, and method of manufacturing the same | |
JP3407131B2 (en) | Method for manufacturing semiconductor device | |
US6153921A (en) | Diode device | |
US6348739B1 (en) | Semiconductor device and method of manufacturing the same | |
US5536680A (en) | Self-aligned bump bond infrared focal plane array architecture | |
US5959340A (en) | Thermoplastic mounting of a semiconductor die to a substrate having a mismatched coefficient of thermal expansion | |
US8501612B2 (en) | Flip chip structure and method of manufacture | |
US6281039B1 (en) | Hybrid device and a method of producing electrically active components by an assembly operation | |
Clayton et al. | Assembly technique for a fine-pitch, low-noise interface; Joining a CdZnTe pixel-array detector and custom VLSI chip with Au stud bumps and conductive epoxy | |
FR2569052A1 (en) | Method of interconnecting integrated circuits | |
CN219123246U (en) | High-reliability infrared detection chip | |
CN115064612B (en) | Manufacturing method of photoelectric detector | |
US7884485B1 (en) | Semiconductor device interconnect systems and methods | |
CN114334841A (en) | Fan-out type wafer level packaging structure and packaging method of infrared thermopile chip | |
CN113474899A (en) | Method for manufacturing optical detection device, and optical detection device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DIGIRAD CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CARLSON, LARS S.;ZHAO, SHULAI;REEL/FRAME:011662/0473 Effective date: 20000407 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |