US20010021578A1 - Interconnect structure of semiconductor device and method for manufacturing same - Google Patents
Interconnect structure of semiconductor device and method for manufacturing same Download PDFInfo
- Publication number
- US20010021578A1 US20010021578A1 US09/836,171 US83617101A US2001021578A1 US 20010021578 A1 US20010021578 A1 US 20010021578A1 US 83617101 A US83617101 A US 83617101A US 2001021578 A1 US2001021578 A1 US 2001021578A1
- Authority
- US
- United States
- Prior art keywords
- layer
- interconnect
- barrier metal
- metal layer
- tin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 12
- 238000000034 method Methods 0.000 title claims description 17
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 229910052751 metal Inorganic materials 0.000 claims abstract description 51
- 239000002184 metal Substances 0.000 claims abstract description 51
- 230000004888 barrier function Effects 0.000 claims abstract description 38
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 34
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims abstract description 34
- 239000000758 substrate Substances 0.000 claims abstract description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 10
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 10
- 239000010703 silicon Substances 0.000 claims abstract description 10
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 47
- 229910018182 Al—Cu Inorganic materials 0.000 claims description 27
- 229910045601 alloy Inorganic materials 0.000 claims description 27
- 239000000956 alloy Substances 0.000 claims description 27
- 238000000151 deposition Methods 0.000 claims description 22
- 238000004544 sputter deposition Methods 0.000 claims description 14
- 230000008021 deposition Effects 0.000 claims description 12
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 9
- 229910052721 tungsten Inorganic materials 0.000 claims description 9
- 239000010937 tungsten Substances 0.000 claims description 9
- 238000005498 polishing Methods 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 4
- 238000013508 migration Methods 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 145
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 10
- 229910020177 SiOF Inorganic materials 0.000 description 9
- 239000011229 interlayer Substances 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 7
- 229910052786 argon Inorganic materials 0.000 description 5
- 239000007789 gas Substances 0.000 description 5
- 239000002245 particle Substances 0.000 description 5
- 239000005380 borophosphosilicate glass Substances 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 238000011109 contamination Methods 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 230000007812 deficiency Effects 0.000 description 3
- 230000000149 penetrating effect Effects 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 229910001873 dinitrogen Inorganic materials 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 239000011800 void material Substances 0.000 description 2
- 238000002441 X-ray diffraction Methods 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000005247 gettering Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by physical means, e.g. sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/10—Applying interconnections to be used for carrying current between separate components within a device
- H01L2221/1068—Formation and after-treatment of conductors
- H01L2221/1073—Barrier, adhesion or liner layers
- H01L2221/1078—Multiple stacked thin films not being formed in openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to an interconnect structure of a semiconductor device and a method for manufacturing the same, more in detail, to the multiple-layered interconnect structure having aluminum as a main component which can suppress occurrence and growth of electro-migration (EM) the method of manufacturing the same.
- EM electro-migration
- the multi-layered interconnect structure in which a plurality of interconnect layers are connected to one another is more and more complicated.
- FIGS. 1A to 1 F An example of a method for manufacturing a conventional multi-layered interconnect structure will be described referring to FIGS. 1A to 1 F.
- a bottom interconnect layer 14 is deposited on an undercoat dielectric film 12 overlying a silicon substrate (not shown), and an interlayer dielectric film 16 made of a plasma oxide is formed and flattened on the bottom interconnect layer 14 as shown in FIG. 1A.
- the bottom interconnect layer 14 includes, for example, an Al—Cu alloy film 14 a constituting a main interconnect body, a Ti layer 14 b formed thereon and having a thickness of 25 nm, and a first TiN layer 14 c having a thickness of 50 nm formed as a reflection preventing film in a photolithographic process.
- the Ti layer is formed for preventing formation of AlN during deposition of a first TiN layer
- a through-hole 18 is formed in the interlayer dielectric film 16 to reach to the bottom interconnect layer 14 by a lithographic and etching process.
- a second TiN layer 20 is formed as a barrier metal layer on the entire surface of the wafer including the walls of the connection aperture 18 followed by formation of a tungsten (W) layer 22 on the second TiN layer 20 .
- the tungsten layer 22 is etched-back by employing a plasma etching method until the second TiN layer 20 is exposed, thereby forming a plug 24 of tungsten.
- a third TiN layer 26 having a thickness of 40 nm is deposited as a barrier metal layer on the second TiN layer 20 , followed by deposition of an Al—Cu alloy layer 28 on the third TiN layer 26 by sputtering at a temperature of 340° C.
- a Ti layer 30 having a thickness of 25 nm and a TiN layer 32 having a thickness of 50 nm are sequentially deposited on the Al—Cu alloy layer 28 by sputtering to form a top interconnect layer 34 .
- the TiN layer 26 prevents excessive increase of a contact resistance between the Al—Cu alloy layer 28 and the tungsten layer 22 even if a void is formed in the Al—Cu alloy layer 28 on the plug 24 due to the EM.
- Patterning of the TiN layer 32 , the Ti Layer 30 , the Al—Cu alloy layer 28 , the third TiN layer 26 and the second TiN layer 20 by a lithographic and dry-etching treatment provides top interconnects 34 having a desired interconnect pattern.
- an object of the present invention is to provide an interconnect structure which can suppress occurrence and growth of the EM of the aluminum and a method for manufacturing the same.
- the present invention provides, in a first aspect thereof, an interconnect structure of a semiconductor device including: a silicon substrate; a bottom interconnect layer formed in a dielectric layer overlying the silicon substrate; a top interconnect layer having aluminum as a main component and connected with the bottom interconnect layer by way of a via plug formed in the dielectric layer; and a ⁇ 111> oriented first barrier metal layer disposed between the via plug and the top interconnect layer.
- the present invention provides, in a second aspect thereof, a method for manufacturing an interconnect structure of a semiconductor device, including the steps of: forming a bottom interconnect layer underlying a dielectric layer and overlying a silicon substrate; forming a through-hole in the dielectric layer to expose the bottom interconnect layer; depositing a first barrier metal layer overlying the dielectric layer and on an inner wall of the through-hole; depositing a metal layer on the first barrier metal layer for filling the through-hole; etching the metal layer and the first barrier metal layer until the dielectric film is exposed to thereby form a via plug of the metal layer and the barrier metal layer; depositing a second barrier metal layer on the dielectric film and the via plug; and depositing an interconnect layer of which a main component is aluminum on the second barrier metal layer.
- the increased ⁇ 111> orientation of the aluminum of the top interconnects suppress the occurrence and the growth of the EM of the aluminum. Accordingly, substantially no interconnect deficiencies due to the EM are generated to provide a reliable interconnect structure.
- FIGS. 1A to 1 F are vertical sectional views sequentially showing a series of steps of manufacturing a conventional semiconductor device.
- FIG. 2 is a graph showing relations between an average trouble occurring period and ⁇ 111> orientation of aluminum and between the average trouble occurring period and an average particle size of aluminum particles.
- FIG. 3 shows graphs regarding a relation between a composition of a barrier metal layer and the ⁇ 111> orientation of the aluminum.
- FIG. 4 is a vertical sectional view showing a semiconductor device having a stacked structure in accordance with a first embodiment of the present invention.
- FIGS. 5A to 5 F are vertical sectional views sequentially showing a series of manufacturing steps in accordance with a second embodiment of the present invention.
- a mean time to failure is closely related with the ⁇ 111> orientation of the aluminum as shown in a line (L 1 ) in a graph of FIG. 2 in which the MTTF is plotted on ordinate and a function of the ⁇ 111> orientation of the aluminum ⁇ (S/ ⁇ ) log[Al(111)/Al(200)] ⁇ on abscissa.
- the MTTF increases with the increase of ⁇ 111> orientation of the aluminum.
- the relation of the above graph was obtained by employing an alloy interconnect of Al-0.5% Cu at a temperature of 80° C. and a current density of 1 ⁇ 10 5 A/cm 2 .
- the trouble of the multi-layered interconnect structure having the Al—Cu alloy is mainly caused by the growth of the EM of the aluminum which is delayed with the increase of the particle size of the aluminum crystal.
- the growth of the EM the aluminum can be effectively suppressed with the increase of the ⁇ 111> orientation of the aluminum which increases a particle size of the aluminum crystal.
- FIGS. 3A and 3B show XRD analysis results which are obtained by plotting 2 ⁇ on abscissa and diffraction strength of X-rays on ordinate.
- a certain plane direction of a certain material can be determined from the value of 2 ⁇ at which the diffraction strength of X-rays has a peak, and a degree of the orientation of the plane direction can be determined from the peak value of the diffraction strength of X-rays.
- FIGS. 3A and 3B It can be seen from FIGS. 3A and 3B that when the barrier metal layer includes only the TiN layer, the ⁇ 111> orientation of the TiN layer and the aluminum is low and that when the barrier metal layer includes the Ti layer and the TiN layer, the ⁇ 111> orientation of the TiN layer and the aluminum is largely elevated.
- the number of the layers of the interconnect structure is not restricted as far as the top interconnects are made of a metal or an alloy of which a main component is aluminum.
- a second level interconnect layer is selected as a bottom interconnect layer and a third level interconnect layer is selected as a top interconnect layer.
- the first barrier metal layer in the present invention is preferably a stacked film including a TiN layer and a TiN layer formed thereon.
- the via plug preferably includes a second barrier metal layer and a tungsten layer.
- the top interconnect layer is preferably made of an Al—Cu alloy.
- Thicknesses of the Ti layer and the TiN layer included in the lower portion of the first barrier metal layer are 20 nm or more and 25 nm or more, respectively.
- the thicknesses of the above layers below the specified values reduce the effect of suppressing the occurrence and the growth of the EM of the aluminum.
- the top layers of the dielectric film is preferably made of plasma oxide which has an excellent CMP-polished ability and an effect of preventing contamination of the substrate with a metal.
- An interconnect structure 40 overlying a semiconductor substrate (not shown) of a semiconductor device in accordance with a first embodiment shown in FIG. 4 includes an undercoat dielectric film 42 , bottom interconnects 44 formed thereon, an interlayer dielectric film 46 formed around the bottom interconnects 44 , a via plug 48 penetrating the interlayer dielectric film 46 and top interconnects 50 connected to the bottom interconnects 44 by way of the via plug 48 .
- the bottom interconnects 44 and the top interconnects 50 are patterned in accordance with respective specified patterns.
- the bottom interconnects 44 include a first Al—Cu alloy layer 44 a constituting an interconnect body, a first Ti layer 44 b having a thickness of 25 nm for preventing formation of AlN during deposition of a first TiN layer, and the first TiN layer 44 c having a thickness of 50 nm formed as a reflection preventing film in a photolithographic treatment for patterning an interconnect layer.
- the interlayer dielectric film 46 includes a bottom layer BPSG film 46 a and CVD oxide, for example, a SiOF film 46 a formed on the BPSG film 46 a by a plasma CVD method.
- the SiOF film 46 a has an excellent CMP polished ability for forming the via plug 48 and traps, by gettering, a metal, for example, phosphorous (P) in a polishing agent employed in the CMP polishing to effectively prevent contamination of the substrate with the metal.
- a metal for example, phosphorous (P) in a polishing agent employed in the CMP polishing to effectively prevent contamination of the substrate with the metal.
- the via plug 48 is formed by filling a connection aperture, with a via plug forming material, partially penetrating the interlayer dielectric film 46 to expose the bottom interconnects 44 , and includes a second TiN layer 48 a formed as a barrier metal layer on the wall of the connection aperture including the bottom surface, and a tungsten layer 48 b formed by filling the connection aperture.
- the top interconnects 50 include a first stacked barrier metal layer 52 having a second Ti layer 52 a of a thickness of 20 nm and a third TiN layer 52 b on the second Ti layer 52 a deposited on the via plug 48 , a second Al—Cu alloy layer (top interconnect layer) 50 a constituting a main interconnect of the top interconnects 50 , a third Ti layer 50 b for preventing formation of AlN during deposition of a fourth TiN layer on the second Al—Cu alloy layer 50 a and the fourth TiN layer 50 c formed as a reflection preventing film in a photolithographic treatment for patterning an interconnect layer.
- the second Al—Cu alloy layer 50 a consists of, for example, 0.5% in weight of copper and a balance of aluminum.
- Thicknesses of the second Al—Cu alloy layer 50 a , the third Ti layer 50 b and the fourth TiN layer 50 c are 450 nm, 25 nm and 50 nm, respectively.
- the first stacked barrier metal layer 52 of the top interconnects 50 in the interconnect structure 40 of the first embodiment includes the second Ti layer 52 a and the third TiN layer 52 b having higher ⁇ 111> orientation
- the ⁇ 111> orientation of the aluminum in the second Al—Cu alloy layer 50 a of the top interconnects 50 is extremely high to noticeably suppress the occurrence and the growth of the EM of the aluminum.
- Substantially no interconnect deficiency due to the EM provides the interconnect structure having high reliability.
- FIG. 4 An example of manufacturing the interconnect structure of the first embodiment shown in FIG. 4 will be described, as a second embodiment, referring to FIGS. 5A to 5 F sequentially showing the respective steps of the manufacture.
- the bottom interconnects 44 are formed on the undercoat dielectric film 42 overlying the silicon substrate (not shown) as shown in FIG. 5A.
- the bottom interconnects 44 As the bottom interconnects 44 , the first Al—Cu alloy layer 44 a constituting the main interconnect, the first Ti layer 44 b having a thickness of 25 nm and the first TiN layer 44 c having a thickness of 50 nm are sequentially deposited by sputtering.
- the BPSG film 46 a and the SiOF film 46 b are sequentially formed on the bottom interconnects 44 to provide the interlayer dielectric film 46 .
- the SiOF film 46 b is formed by a plasma CVD method and thereafter flattened
- the SiOF film 46 a has an excellent CMP polished ability for forming the via plug 48 and traps a metal to effectively prevent contamination of the substrate with the metal.
- connection aperture 47 is formed partially penetrating the interlayer dielectric film 46 including the SiOF film 46 b and the BPSG film 46 a to reach to the bottom interconnects 44 by means of a lithographic etching treatment.
- the second TiN layer 48 a as a second barrier metal layer is formed on the entire surface of the substrate including the wall of the connection aperture 47 , and the tungsten layer 48 b is formed on the second TiN layer 48 a.
- the tungsten layer 48 b and the second TiN layer 48 a are removed by CMP polishing until the SiOF film 46 b is exposed for forming the via plug 48 as shown in FIG. 5D.
- the barrier metal layer when formed on the SiOF film 46 b flattened by the CMP polishing having a high degree of flatness, has higher ⁇ 111> orientation.
- the stacked barrier metal layer 52 including the second Ti layer 52 a having a thickness of 20 nm and the third TiN layer 52 b having a thickness of 40 nm is deposited, as the barrier metal layer, on the via plug 48 and the SiOF film 46 b by sputtering.
- the second Ti layer 52 a is deposited by sputtering without back-heating while an argon gas is flown at 35 sccm, and after the formation of the second Ti layer 52 a , the third TiN layer 52 b is continuously deposited by sputtering without back-heating while an argon gas and a nitrogen gas are flown at 57 sccm and 85 sccm, respectively.
- the “continuos deposition” in the present invention means that the latter deposition is conducted in the same sputtering apparatus as that employed in the former deposition or the latter deposition is conducted without any other treatment after the wafer is conveyed from the sputtering apparatus to another in a non-oxidative ambient.
- the second Al—Cu alloy layer 50 a having a thickness of 450 nm constituting the main interconnect of the top interconnects 50 is continuously deposited on the third TiN layer 52 b while an argon gas is flown at 35 sccm by sputtering at a temperature of 340° C.
- the second Al—Cu alloy layer 50 a consists of, for example, 0.5% in weight of copper and a balance of aluminum.
- cooling is conducted by leaving the wafer in a cooling chamber for about 60 seconds until the temperature in the chamber is lowered to 200° C.
- another stacked barrier metal layer including the third Ti layer 50 b having a thickness of 25 nm for preventing formation of AlN during the deposition of the fourth TiN layer 50 c and the fourth TiN layer 50 c having a thickness of 50 nm formed as a reflection preventing film in a photolithographic treatment for patterning an interconnect layer is deposited by sputtering.
- the third Ti layer 50 b can be formed without back-heating while an argon gas is flown at 35 sccm, and the fourth TiN layer 50 c can be deposited by sputtering without back-heating while an argon gas and a nitrogen gas are flown at 57 sccm and 85 sccm, respectively.
- the fourth TiN layer 50 c , the third Ti layer 50 b , the second Al—Cu alloy layer 50 a , the third TiN layer 52 b and the second Ti layer 52 a are patterned by a lithographic dry etching treatment to form the top interconnects 50 having a desired interconnect pattern as shown in FIG. 5F.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
An interconnect structure of a semiconductor device includes: a bottom interconnect layer formed in a dielectric layer overlying a silicon substrate; a top interconnect layer having aluminum as a main component and connected with the bottom interconnect layer by way of a via plug formed in the dielectric layer; and a first barrier metal layer having higher <111> orientation. The higher <111> orientation degree of the first barrier metal layer aluminum suppresses occurrence and growth of electro-migration provide a reliable interconnect structure.
Description
- (a) Field of the Invention
- The present invention relates to an interconnect structure of a semiconductor device and a method for manufacturing the same, more in detail, to the multiple-layered interconnect structure having aluminum as a main component which can suppress occurrence and growth of electro-migration (EM) the method of manufacturing the same.
- (b) Description of the Related Art
- With the advance of high integration of semiconductor devices, the multi-layered interconnect structure in which a plurality of interconnect layers are connected to one another is more and more complicated.
- An example of a method for manufacturing a conventional multi-layered interconnect structure will be described referring to FIGS. 1A to1F.
- A bottom interconnect layer14 is deposited on an undercoat
dielectric film 12 overlying a silicon substrate (not shown), and an interlayerdielectric film 16 made of a plasma oxide is formed and flattened on the bottom interconnect layer 14 as shown in FIG. 1A. - The bottom interconnect layer14 includes, for example, an Al—
Cu alloy film 14 a constituting a main interconnect body, aTi layer 14 b formed thereon and having a thickness of 25 nm, and afirst TiN layer 14 c having a thickness of 50 nm formed as a reflection preventing film in a photolithographic process. The Ti layer is formed for preventing formation of AlN during deposition of a first TiN layer As shown in FIG. 1B, a through-hole 18 is formed in the interlayerdielectric film 16 to reach to the bottom interconnect layer 14 by a lithographic and etching process. - Then, as shown in FIG. 1C, a
second TiN layer 20 is formed as a barrier metal layer on the entire surface of the wafer including the walls of theconnection aperture 18 followed by formation of a tungsten (W)layer 22 on thesecond TiN layer 20. - Then, as shown in FIG. 1D, the
tungsten layer 22 is etched-back by employing a plasma etching method until thesecond TiN layer 20 is exposed, thereby forming a plug 24 of tungsten. - Then, as shown in FIG. 1E, a
third TiN layer 26 having a thickness of 40 nm is deposited as a barrier metal layer on thesecond TiN layer 20, followed by deposition of an Al—Cu alloy layer 28 on thethird TiN layer 26 by sputtering at a temperature of 340° C. After the Al—Cu alloy layer 28 is cooled for 50 seconds, aTi layer 30 having a thickness of 25 nm and aTiN layer 32 having a thickness of 50 nm are sequentially deposited on the Al—Cu alloy layer 28 by sputtering to form atop interconnect layer 34. - The
TiN layer 26 prevents excessive increase of a contact resistance between the Al—Cu alloy layer 28 and thetungsten layer 22 even if a void is formed in the Al—Cu alloy layer 28 on the plug 24 due to the EM. - Patterning of the
TiN layer 32, theTi Layer 30, the Al—Cu alloy layer 28, thethird TiN layer 26 and thesecond TiN layer 20 by a lithographic and dry-etching treatment providestop interconnects 34 having a desired interconnect pattern. - In the above conventional interconnect structure, with the miniaturization thereof, the lifetime of the interconnect is considerably reduced due to the EM of the Al—Cu alloy layer to increase the interconnect resistance during the operation, and finally an interconnect deficiency such as a break down may be generated.
- Since current is likely to be concentrated to the interconnect right above the plug, migration of the aluminum due to the EM may easily occur to make a void.
- In view of the foregoing, an object of the present invention is to provide an interconnect structure which can suppress occurrence and growth of the EM of the aluminum and a method for manufacturing the same.
- The present invention provides, in a first aspect thereof, an interconnect structure of a semiconductor device including: a silicon substrate; a bottom interconnect layer formed in a dielectric layer overlying the silicon substrate; a top interconnect layer having aluminum as a main component and connected with the bottom interconnect layer by way of a via plug formed in the dielectric layer; and a <111> oriented first barrier metal layer disposed between the via plug and the top interconnect layer.
- The present invention provides, in a second aspect thereof, a method for manufacturing an interconnect structure of a semiconductor device, including the steps of: forming a bottom interconnect layer underlying a dielectric layer and overlying a silicon substrate; forming a through-hole in the dielectric layer to expose the bottom interconnect layer; depositing a first barrier metal layer overlying the dielectric layer and on an inner wall of the through-hole; depositing a metal layer on the first barrier metal layer for filling the through-hole; etching the metal layer and the first barrier metal layer until the dielectric film is exposed to thereby form a via plug of the metal layer and the barrier metal layer; depositing a second barrier metal layer on the dielectric film and the via plug; and depositing an interconnect layer of which a main component is aluminum on the second barrier metal layer.
- In accordance with the interconnect structure of the present invention and fabrication from the method of the present invention, the increased <111> orientation of the aluminum of the top interconnects suppress the occurrence and the growth of the EM of the aluminum. Accordingly, substantially no interconnect deficiencies due to the EM are generated to provide a reliable interconnect structure.
- The above and other objects, features and advantages of the present invention will be more apparent from the following description.
- FIGS. 1A to1F are vertical sectional views sequentially showing a series of steps of manufacturing a conventional semiconductor device.
- FIG. 2 is a graph showing relations between an average trouble occurring period and <111> orientation of aluminum and between the average trouble occurring period and an average particle size of aluminum particles.
- FIG. 3 shows graphs regarding a relation between a composition of a barrier metal layer and the <111> orientation of the aluminum.
- FIG. 4 is a vertical sectional view showing a semiconductor device having a stacked structure in accordance with a first embodiment of the present invention.
- FIGS. 5A to5F are vertical sectional views sequentially showing a series of manufacturing steps in accordance with a second embodiment of the present invention.
- As a result of investigating reasons of the growth of the EM of aluminum in a conventional interconnect structure, the present inventor has found that the EM grows because <111> orientation of the aluminum in an Al—Cu alloy layer with respect to a silicon substrate having the interconnect structure is extremely low.
- A mean time to failure (MTTF) is closely related with the <111> orientation of the aluminum as shown in a line (L1) in a graph of FIG. 2 in which the MTTF is plotted on ordinate and a function of the <111> orientation of the aluminum {(S/σ) log[Al(111)/Al(200)]} on abscissa. As shown therein, the MTTF increases with the increase of <111> orientation of the aluminum. The relation of the above graph was obtained by employing an alloy interconnect of Al-0.5% Cu at a temperature of 80° C. and a current density of 1×105 A/cm2.
- The trouble of the multi-layered interconnect structure having the Al—Cu alloy is mainly caused by the growth of the EM of the aluminum which is delayed with the increase of the particle size of the aluminum crystal. Thus, it is estimated that the growth of the EM the aluminum can be effectively suppressed with the increase of the <111> orientation of the aluminum which increases a particle size of the aluminum crystal.
- As shown by a line (L2) in the graph of FIG. 2, the MTTF increases with the increase of the particle lo size of the aluminum crystal.
- The present inventor has further found that a relation such as shown in graphs of FIGS. 3A and 3B holds between the composition of the barrier metal layer positioned between the Al—Cu interconnect and the via plug and the <111> orientation of the aluminum in the Al—Cu interconnect. In the graphs, FIG. 3A and 3B show XRD analysis results which are obtained by plotting 2θ on abscissa and diffraction strength of X-rays on ordinate. A certain plane direction of a certain material can be determined from the value of 2θ at which the diffraction strength of X-rays has a peak, and a degree of the orientation of the plane direction can be determined from the peak value of the diffraction strength of X-rays.
- It can be seen from FIGS. 3A and 3B that when the barrier metal layer includes only the TiN layer, the <111> orientation of the TiN layer and the aluminum is low and that when the barrier metal layer includes the Ti layer and the TiN layer, the <111> orientation of the TiN layer and the aluminum is largely elevated.
- In the present invention, the number of the layers of the interconnect structure is not restricted as far as the top interconnects are made of a metal or an alloy of which a main component is aluminum. For example, in case of a three-layered interconnect structure, a second level interconnect layer is selected as a bottom interconnect layer and a third level interconnect layer is selected as a top interconnect layer.
- The first barrier metal layer in the present invention is preferably a stacked film including a TiN layer and a TiN layer formed thereon. The via plug preferably includes a second barrier metal layer and a tungsten layer. The top interconnect layer is preferably made of an Al—Cu alloy.
- Thicknesses of the Ti layer and the TiN layer included in the lower portion of the first barrier metal layer are 20 nm or more and 25 nm or more, respectively. The thicknesses of the above layers below the specified values reduce the effect of suppressing the occurrence and the growth of the EM of the aluminum.
- The top layers of the dielectric film is preferably made of plasma oxide which has an excellent CMP-polished ability and an effect of preventing contamination of the substrate with a metal.
- Now, the present invention is more specifically described with reference to accompanying drawings.
- Embodiment with Respect to Interconnect Structure
- An
interconnect structure 40 overlying a semiconductor substrate (not shown) of a semiconductor device in accordance with a first embodiment shown in FIG. 4 includes an undercoatdielectric film 42,bottom interconnects 44 formed thereon, an interlayerdielectric film 46 formed around thebottom interconnects 44, avia plug 48 penetrating the interlayerdielectric film 46 andtop interconnects 50 connected to thebottom interconnects 44 by way of thevia plug 48. - The
bottom interconnects 44 and thetop interconnects 50 are patterned in accordance with respective specified patterns. - The
bottom interconnects 44 include a first Al—Cu alloy layer 44 a constituting an interconnect body, afirst Ti layer 44 b having a thickness of 25 nm for preventing formation of AlN during deposition of a first TiN layer, and thefirst TiN layer 44 c having a thickness of 50 nm formed as a reflection preventing film in a photolithographic treatment for patterning an interconnect layer. - The
interlayer dielectric film 46 includes a bottomlayer BPSG film 46 a and CVD oxide, for example, aSiOF film 46 a formed on theBPSG film 46 a by a plasma CVD method. - The
SiOF film 46 a has an excellent CMP polished ability for forming the viaplug 48 and traps, by gettering, a metal, for example, phosphorous (P) in a polishing agent employed in the CMP polishing to effectively prevent contamination of the substrate with the metal. - The via
plug 48 is formed by filling a connection aperture, with a via plug forming material, partially penetrating theinterlayer dielectric film 46 to expose the bottom interconnects 44, and includes asecond TiN layer 48 a formed as a barrier metal layer on the wall of the connection aperture including the bottom surface, and atungsten layer 48 b formed by filling the connection aperture. - The top interconnects50 include a first stacked
barrier metal layer 52 having asecond Ti layer 52 a of a thickness of 20 nm and athird TiN layer 52 b on thesecond Ti layer 52 a deposited on the viaplug 48, a second Al—Cu alloy layer (top interconnect layer) 50 a constituting a main interconnect of the top interconnects 50, athird Ti layer 50 b for preventing formation of AlN during deposition of a fourth TiN layer on the second Al—Cu alloy layer 50 a and thefourth TiN layer 50 c formed as a reflection preventing film in a photolithographic treatment for patterning an interconnect layer. - The second Al—
Cu alloy layer 50 a consists of, for example, 0.5% in weight of copper and a balance of aluminum. - Thicknesses of the second Al—
Cu alloy layer 50 a, thethird Ti layer 50 b and thefourth TiN layer 50 c are 450 nm, 25 nm and 50 nm, respectively. - Since the first stacked
barrier metal layer 52 of the top interconnects 50 in theinterconnect structure 40 of the first embodiment includes thesecond Ti layer 52 a and thethird TiN layer 52 b having higher <111> orientation, the <111> orientation of the aluminum in the second Al—Cu alloy layer 50 a of the top interconnects 50 is extremely high to noticeably suppress the occurrence and the growth of the EM of the aluminum. Substantially no interconnect deficiency due to the EM provides the interconnect structure having high reliability. - After an interconnect sample was manufactured having a similar structure to the
interconnect structure 40 of the first embodiment shown in FIG. 4, a life test of the sample was conducted. It was observed that an average trouble occurring period was prolonged to about 2.5 times compared with that of the conventional interconnect structure shown in FIGS. 1A to 1F. - Embodiment with Respect to Manufacture of Interconnect Structure
- An example of manufacturing the interconnect structure of the first embodiment shown in FIG. 4 will be described, as a second embodiment, referring to FIGS. 5A to5F sequentially showing the respective steps of the manufacture.
- At first, the bottom interconnects44 are formed on the
undercoat dielectric film 42 overlying the silicon substrate (not shown) as shown in FIG. 5A. - As the bottom interconnects44, the first Al—
Cu alloy layer 44 a constituting the main interconnect, thefirst Ti layer 44 b having a thickness of 25 nm and thefirst TiN layer 44 c having a thickness of 50 nm are sequentially deposited by sputtering. - The
BPSG film 46 a and theSiOF film 46 b are sequentially formed on the bottom interconnects 44 to provide theinterlayer dielectric film 46. TheSiOF film 46 b is formed by a plasma CVD method and thereafter flattened TheSiOF film 46 a has an excellent CMP polished ability for forming the viaplug 48 and traps a metal to effectively prevent contamination of the substrate with the metal. - As shown in FIG. 5B, the
connection aperture 47 is formed partially penetrating theinterlayer dielectric film 46 including theSiOF film 46 b and theBPSG film 46 a to reach to the bottom interconnects 44 by means of a lithographic etching treatment. - Then, as shown in FIG. 5C, the
second TiN layer 48 a as a second barrier metal layer is formed on the entire surface of the substrate including the wall of theconnection aperture 47, and thetungsten layer 48 b is formed on thesecond TiN layer 48 a. - Thereafter, the
tungsten layer 48 b and thesecond TiN layer 48 a are removed by CMP polishing until theSiOF film 46 b is exposed for forming the viaplug 48 as shown in FIG. 5D. - The barrier metal layer, when formed on the
SiOF film 46 b flattened by the CMP polishing having a high degree of flatness, has higher <111> orientation. - Then, as shown in FIG. 5E, the stacked
barrier metal layer 52 including thesecond Ti layer 52 a having a thickness of 20 nm and thethird TiN layer 52 b having a thickness of 40 nm is deposited, as the barrier metal layer, on the viaplug 48 and theSiOF film 46 b by sputtering. - The
second Ti layer 52 a is deposited by sputtering without back-heating while an argon gas is flown at 35 sccm, and after the formation of thesecond Ti layer 52 a, thethird TiN layer 52 b is continuously deposited by sputtering without back-heating while an argon gas and a nitrogen gas are flown at 57 sccm and 85 sccm, respectively. The “continuos deposition” in the present invention means that the latter deposition is conducted in the same sputtering apparatus as that employed in the former deposition or the latter deposition is conducted without any other treatment after the wafer is conveyed from the sputtering apparatus to another in a non-oxidative ambient. - After the formation of the
third TiN layer 52 b, the second Al—Cu alloy layer 50 a having a thickness of 450 nm constituting the main interconnect of the top interconnects 50 is continuously deposited on thethird TiN layer 52 b while an argon gas is flown at 35 sccm by sputtering at a temperature of 340° C. The second Al—Cu alloy layer 50 a consists of, for example, 0.5% in weight of copper and a balance of aluminum. - After the deposition of the second Al—
Cu alloy layer 50 a, cooling is conducted by leaving the wafer in a cooling chamber for about 60 seconds until the temperature in the chamber is lowered to 200° C. - On the second Al—
Cu alloy layer 50 a, another stacked barrier metal layer including thethird Ti layer 50 b having a thickness of 25 nm for preventing formation of AlN during the deposition of thefourth TiN layer 50 c and thefourth TiN layer 50 c having a thickness of 50 nm formed as a reflection preventing film in a photolithographic treatment for patterning an interconnect layer is deposited by sputtering. - The
third Ti layer 50 b can be formed without back-heating while an argon gas is flown at 35 sccm, and thefourth TiN layer 50 c can be deposited by sputtering without back-heating while an argon gas and a nitrogen gas are flown at 57 sccm and 85 sccm, respectively. - Then, the
fourth TiN layer 50 c, thethird Ti layer 50 b, the second Al—Cu alloy layer 50 a, thethird TiN layer 52 b and thesecond Ti layer 52 a are patterned by a lithographic dry etching treatment to form the top interconnects 50 having a desired interconnect pattern as shown in FIG. 5F. - Since the above embodiments are described only for examples, the present invention is not limited to the above embodiments and various modifications or alternations can be easily made therefrom by those skilled in the art without departing from the scope of the present invention.
Claims (13)
1. An interconnect structure of a semiconductor device comprising:
a silicon substrate;
a bottom interconnect layer formed in a dielectric layer overlying the silicon substrate;
a top interconnect layer having aluminum as a main component and connected with the bottom interconnect layer by way of a via plug formed in the dielectric layer; and
a <111> oriented first barrier metal layer disposed between the via plug and the top interconnect layer.
2. The interconnect structure as defined in , wherein the first barrier metal layer is a stacked film including a Ti layer and a TiN layer disposed thereon.
claim 1
3. The interconnect structure as defined in , wherein the via plug includes a second barrier metal layer and a tungsten layer, and the top interconnect layer is made of an Al—Cu alloy.
claim 1
4. The interconnect structure as defined in , wherein thicknesses of the Ti layer and the TiN layer of the first barrier metal layer are not less than 20 nm and not less than 25 nm, respectively.
claim 2
5. The interconnect structure as defined in , wherein a top layer of the dielectric layer is made of plasma oxide.
claim 1
6. A method for manufacturing an interconnect structure of a semiconductor device, comprising the steps of:
forming a bottom interconnect layer underlying a dielectric layer and overlying a silicon substrate;
forming a through-hole in the dielectric layer to expose the bottom interconnect layer;
depositing a first barrier metal layer overlying the dielectric layer and on an inner wall of the through-hole;
depositing a metal layer on the first barrier metal layer for filling the through-hole;
etching the metal layer and the first barrier metal layer until the dielectric film is exposed to thereby form a via plug of the metal layer and the barrier metal layer;
depositing a second barrier metal layer on the dielectric film and the via plug; and
depositing an interconnect layer of which a main component is aluminum on the second barrier metal layer.
7. The method as defined in , wherein the second barrier metal layer is formed by sequentially depositing a Ti layer and a TiN layer by sputtering.
claim 6
8. The method as defined in , wherein CMP polishing is employed for removing the metal layer and the first barrier metal layer in the via plug forming step.
claim 6
9. The method as defined in , wherein the TiN layer is continuously deposited by sputtering after the deposition of the Ti layer.
claim 7
10. The method as defined in , wherein the interconnect layer is continuously deposited by sputtering after the deposition of the TiN layer.
claim 7
11. The method as defined in further comprising a Ti layer and a TiN layer on the interconnect layer which are deposited after the interconnect layer is cooled for a specified period of time upon the completion of the interconnect layer depositing step.
claim 7
12. The method as defined in , wherein the interconnect layer is made of an Al—Cu alloy.
claim 6
13. The method as defined in , wherein the interconnect layer is <111> oriented.
claim 6
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/836,171 US20010021578A1 (en) | 1998-12-21 | 2001-04-18 | Interconnect structure of semiconductor device and method for manufacturing same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP36246898A JP3353727B2 (en) | 1998-12-21 | 1998-12-21 | Method for forming wiring structure of semiconductor device |
JP10-362468 | 1998-12-21 | ||
US09/466,811 US6383914B1 (en) | 1998-12-21 | 1999-12-20 | Method of manufacturing an aluminum interconnect structure of a semiconductor device having <111> orientation |
US09/836,171 US20010021578A1 (en) | 1998-12-21 | 2001-04-18 | Interconnect structure of semiconductor device and method for manufacturing same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/466,811 Division US6383914B1 (en) | 1998-12-21 | 1999-12-20 | Method of manufacturing an aluminum interconnect structure of a semiconductor device having <111> orientation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010021578A1 true US20010021578A1 (en) | 2001-09-13 |
Family
ID=18476933
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/466,811 Expired - Fee Related US6383914B1 (en) | 1998-12-21 | 1999-12-20 | Method of manufacturing an aluminum interconnect structure of a semiconductor device having <111> orientation |
US09/836,171 Abandoned US20010021578A1 (en) | 1998-12-21 | 2001-04-18 | Interconnect structure of semiconductor device and method for manufacturing same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/466,811 Expired - Fee Related US6383914B1 (en) | 1998-12-21 | 1999-12-20 | Method of manufacturing an aluminum interconnect structure of a semiconductor device having <111> orientation |
Country Status (5)
Country | Link |
---|---|
US (2) | US6383914B1 (en) |
JP (1) | JP3353727B2 (en) |
KR (1) | KR100396236B1 (en) |
CN (1) | CN1139987C (en) |
TW (1) | TW448538B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060211235A1 (en) * | 2005-03-17 | 2006-09-21 | Nec Electronics Corporation | Semiconductor device and manufacturing process therefor |
WO2021183728A1 (en) * | 2020-03-11 | 2021-09-16 | Applied Materials, Inc. | Gap fill methods using catalyzed deposition |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4236778B2 (en) * | 1999-11-01 | 2009-03-11 | 株式会社ルネサステクノロジ | Semiconductor device |
DE10011886A1 (en) * | 2000-03-07 | 2001-09-20 | Infineon Technologies Ag | Method for producing a conductor structure for an integrated circuit |
US6617689B1 (en) * | 2000-08-31 | 2003-09-09 | Micron Technology, Inc. | Metal line and method of suppressing void formation therein |
US6492281B1 (en) * | 2000-09-22 | 2002-12-10 | Advanced Micro Devices, Inc. | Method of fabricating conductor structures with metal comb bridging avoidance |
JP4943577B2 (en) * | 2000-11-14 | 2012-05-30 | 白土 猛英 | MIS field effect transistor and manufacturing method thereof |
US6958264B1 (en) * | 2001-04-03 | 2005-10-25 | Advanced Micro Devices, Inc. | Scribe lane for gettering of contaminants on SOI wafers and gettering method |
KR100447970B1 (en) * | 2001-12-15 | 2004-09-10 | 주식회사 하이닉스반도체 | Method of making metal wiring in semiconductor device |
KR20040025110A (en) * | 2002-09-18 | 2004-03-24 | 아남반도체 주식회사 | Method for forming a tungsten plug of semiconductor device |
US7030031B2 (en) * | 2003-06-24 | 2006-04-18 | International Business Machines Corporation | Method for forming damascene structure utilizing planarizing material coupled with diffusion barrier material |
KR100590205B1 (en) * | 2004-01-12 | 2006-06-15 | 삼성전자주식회사 | Interconnection Structure For Semiconductor Device And Method Of Forming The Same |
KR100628216B1 (en) | 2004-12-24 | 2006-09-26 | 동부일렉트로닉스 주식회사 | method for forming metal line of semiconductor device |
JP4718962B2 (en) * | 2005-10-07 | 2011-07-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US7494921B2 (en) * | 2005-12-29 | 2009-02-24 | Dongbu Electronics Co., Ltd. | Aluminum metal line of a semiconductor device and method of fabricating the same |
US7960835B2 (en) * | 2009-05-04 | 2011-06-14 | Macronix International Co., Ltd. | Fabrication of metal film stacks having improved bottom critical dimension |
JP5655308B2 (en) * | 2010-01-07 | 2015-01-21 | ヤマハ株式会社 | Manufacturing method of semiconductor device |
CN102092671B (en) * | 2010-12-30 | 2016-01-06 | 上海集成电路研发中心有限公司 | The manufacture method of smooth sacrifice layer and MEMS micro-bridge structure |
CN103123909A (en) * | 2011-11-18 | 2013-05-29 | 无锡华润上华科技有限公司 | Aluminum interconnecting wire and preparation method thereof |
KR102038090B1 (en) | 2012-12-11 | 2019-10-29 | 삼성전자 주식회사 | Semiconductor device |
CN106409754B (en) * | 2015-07-29 | 2020-03-10 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and manufacturing method thereof |
CN109585420A (en) * | 2018-12-24 | 2019-04-05 | 中国电子科技集团公司第五十八研究所 | A kind of deelectric transferred metal-layer structure and its process |
CN110534428B (en) * | 2019-09-05 | 2022-02-15 | 武汉新芯集成电路制造有限公司 | Method for manufacturing metal layer structure, semiconductor device and method for manufacturing semiconductor device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4998157A (en) * | 1988-08-06 | 1991-03-05 | Seiko Epson Corporation | Ohmic contact to silicon substrate |
US5242860A (en) * | 1991-07-24 | 1993-09-07 | Applied Materials, Inc. | Method for the formation of tin barrier layer with preferential (111) crystallographic orientation |
JPH06268083A (en) * | 1993-03-11 | 1994-09-22 | Sony Corp | Wiring of semiconductor device |
JP3328359B2 (en) * | 1993-03-26 | 2002-09-24 | 川崎マイクロエレクトロニクス株式会社 | Method for manufacturing semiconductor device |
JPH0917785A (en) | 1995-06-30 | 1997-01-17 | Sony Corp | Aluminum-based metal interconnection for semiconductor device |
JPH09275139A (en) | 1996-04-04 | 1997-10-21 | Sony Corp | Wiring formation of semiconductor device and sputtering device |
JP3651112B2 (en) | 1996-05-10 | 2005-05-25 | ソニー株式会社 | Wiring formation method |
KR100230392B1 (en) | 1996-12-05 | 1999-11-15 | 윤종용 | The method of forming contact plug in semiconductor device |
JPH10294314A (en) | 1997-04-17 | 1998-11-04 | Sony Corp | Semiconductor device and fabrication thereof |
JPH11354519A (en) | 1998-06-04 | 1999-12-24 | Denso Corp | Semiconductor device and its manufacture |
JP2000114263A (en) | 1998-10-08 | 2000-04-21 | Hitachi Ltd | Semiconductor integrated circuit device and its manufacture |
US6207568B1 (en) * | 1998-11-27 | 2001-03-27 | Taiwan Semiconductor Manufacturing Company | Ionized metal plasma (IMP) method for forming (111) oriented aluminum containing conductor layer |
-
1998
- 1998-12-21 JP JP36246898A patent/JP3353727B2/en not_active Expired - Fee Related
-
1999
- 1999-12-20 US US09/466,811 patent/US6383914B1/en not_active Expired - Fee Related
- 1999-12-21 KR KR10-1999-0059832A patent/KR100396236B1/en not_active IP Right Cessation
- 1999-12-21 TW TW088122687A patent/TW448538B/en not_active IP Right Cessation
- 1999-12-21 CN CNB991266056A patent/CN1139987C/en not_active Expired - Fee Related
-
2001
- 2001-04-18 US US09/836,171 patent/US20010021578A1/en not_active Abandoned
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060211235A1 (en) * | 2005-03-17 | 2006-09-21 | Nec Electronics Corporation | Semiconductor device and manufacturing process therefor |
US7969010B2 (en) * | 2005-03-17 | 2011-06-28 | Renesas Electronics Corporation | Semiconductor device and manufacturing process therefor |
WO2021183728A1 (en) * | 2020-03-11 | 2021-09-16 | Applied Materials, Inc. | Gap fill methods using catalyzed deposition |
Also Published As
Publication number | Publication date |
---|---|
KR20000048295A (en) | 2000-07-25 |
CN1139987C (en) | 2004-02-25 |
JP2000183168A (en) | 2000-06-30 |
KR100396236B1 (en) | 2003-09-02 |
TW448538B (en) | 2001-08-01 |
CN1258099A (en) | 2000-06-28 |
JP3353727B2 (en) | 2002-12-03 |
US6383914B1 (en) | 2002-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6383914B1 (en) | Method of manufacturing an aluminum interconnect structure of a semiconductor device having <111> orientation | |
EP0552968B1 (en) | Semiconductor device including a wiring layer | |
US5420072A (en) | Method for forming a conductive interconnect in an integrated circuit | |
US7192871B2 (en) | Semiconductor device with a line and method of fabrication thereof | |
US5963827A (en) | Method for producing via contacts in a semiconductor device | |
US20010053591A1 (en) | Plasma treatment to enhance inorganic dielectric adhesion to copper | |
US7145241B2 (en) | Semiconductor device having a multilayer interconnection structure and fabrication process thereof | |
US6306761B1 (en) | Method of manufacturing semiconductor device | |
US20080169570A1 (en) | Method for manufacturing a semiconductor device using a reflow sputtering technique | |
US5278448A (en) | Semiconductor device and method of fabricating the same | |
EP0903781B1 (en) | Method of forming embedded copper interconnections | |
US6963139B2 (en) | Semiconductor device including a layer having a β-crystal structure | |
JPH06181212A (en) | Manufacture of semiconductor device | |
US7323409B2 (en) | Method for forming a void free via | |
US6876082B2 (en) | Refractory metal nitride barrier layer with gradient nitrogen concentration | |
US20090236744A1 (en) | Semiconductor device and method of producing the same | |
US6045892A (en) | Metal wiring structures for integrated circuits including seed layer | |
JP3442065B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2830540B2 (en) | Manufacturing method of multilayer wiring | |
JP4221737B2 (en) | Metal wiring manufacturing method | |
US7442639B2 (en) | Method of forming plug of semiconductor device | |
JPH10294314A (en) | Semiconductor device and fabrication thereof | |
JPH08139190A (en) | Manufacture of semiconductor device | |
JPH11289012A (en) | Semiconductor device and its manufacture | |
JPH05251566A (en) | Multilayer interconnection structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |