New! View global litigation for patent families

US20010015664A1 - Delay time adjusting method of delaying a phase of an output signal until a phase difference between an input signal and the output signal becomes an integral number of periods other than zero - Google Patents

Delay time adjusting method of delaying a phase of an output signal until a phase difference between an input signal and the output signal becomes an integral number of periods other than zero Download PDF

Info

Publication number
US20010015664A1
US20010015664A1 US09777897 US77789701A US2001015664A1 US 20010015664 A1 US20010015664 A1 US 20010015664A1 US 09777897 US09777897 US 09777897 US 77789701 A US77789701 A US 77789701A US 2001015664 A1 US2001015664 A1 US 2001015664A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
signal
delay
phase
circuit
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09777897
Other versions
US7106114B2 (en )
Inventor
Nobutaka Taniguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Socionext Inc
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal

Abstract

A delay time adjusting method adjusts a delay time of an input signal so that a phase of the input signal and a phase of an output signal match each other. The delay time adjusting method comprises the step of delaying the phase of the output signal until a phase difference between the phase of the input signal and the phase of the output signal becomes N periods, where N is an integer other than zero.

Description

    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention generally relates to a delay time adjusting circuit and, more particularly, to a delay time adjusting circuit and a delay time adjusting method which circuit and method adjust a delay time of a signal transmitted in a semiconductor integrated circuit.
  • [0003]
    2. Description of the Related Art
  • [0004]
    Conventionally, a semiconductor integrated circuit, such as a DDR (Double Data Rate)-SDRAM, which is required to operate at high speed and has a DLL (Delay Locked Loop) circuit mounted thereon, comprises a delay time adjusting circuit to adjust a phase of a clock signal.
  • [0005]
    [0005]FIG. 1 is a circuit diagram of a conventional delay time adjusting circuit. As shown in FIG. 1, the conventional delay time adjusting circuit comprises an input buffer 1, an output buffer 5, frequency dividers 2 and 4, a DLL array 3, a dummy circuit 6, a phase comparator 8 and a delay adjuster 10.
  • [0006]
    In this conventional delay time adjusting circuit, a clock signal is input into the input buffer 1, which outputs a signal Cin. The frequency divider 2 and the DLL array 3 are connected to the input buffer 1. The frequency divider 4 and the output buffer 5 are connected to an output terminal of the DLL array 3. The frequency divider 2 outputs a target clock signal tclk. The DLL array 3 outputs a signal Cout. The output buffer 5 outputs a clock signal delayed by the DLL array 3. The frequency division rates of the frequency dividers 2 and 4 are equal.
  • [0007]
    The dummy circuit 6 is connected to the frequency divider 4 and outputs a delay clock signal dclk. The phase comparator 8 is connected to the frequency divider 2 and an output terminal of the dummy circuit 6, and feeds back a result signal ‘out’ to the delay adjuster 10, according to the supplied target clock signal tclk and the fed-back delay clock signal dclk. An output terminal of the delay adjuster 10 is connected to the DLL array 3. The delay adjuster 10 supplies a control signal CS to the DLL array 3.
  • [0008]
    [0008]FIG. 2 is a circuit diagram of the DLL array 3 shown in FIG. 1. As shown in FIG. 2, the DLL array 3 comprises a switching unit 31 including a plurality of parallel-connected switches SW1 to SWn, and inverters INV1 to INVn respectively arranged to correspond to the switches SW1 to SWn. Switching of the switches SW1 to SWn included in the switching unit 31 is controlled by the controlling signal CS supplied by the delay adjuster 10. The signal Cin is delayed by a time td in each of the inverters INV1 to INVn.
  • [0009]
    In the above-mentioned delay time adjusting circuit, supposing that a delay time at the input buffer 1 is d1 and a delay time at the output buffer 5 is d2, a delay time at the dummy circuit 6 is (d1+d2). Also, supposing that a delay time of the DLL array 3 is d3, the clock signal input into the input buffer 1 and consequently output from the output buffer 5 is delayed by a time (d1+d2+d3).
  • [0010]
    Also, supposing that delay times at the frequency dividers 2 and 4 are d4, the clock signal input into the input buffer 1 and then input into the phase comparator 8 as the target clock signal talk is delayed by a time (d1+d4). On the other hand, the clock signal input into the input buffer 1 and consequently input into the phase comparator 8 as the delay clock signal dclk is delayed by a time (d1+d3+d4+(d1+d2)).
  • [0011]
    Accordingly, a difference in the delay times between the target clock signal talk and the delay clock signal dclk is (d1+d2+d3). This difference equals the delay time (d1+d2+d3) of the clock signal input into the input buffer 1 and consequently output from the output buffer 5. Thereby, in order to match phases of the clock signal input into the input buffer 1 and the clock signal output from the output buffer 5, the delay adjuster 10 adjusts the delay time d3 of the DLL array 3 so that the difference (d1+d2+d3) in the delay times between the target clock signal talk and the delay clock signal dalk equals a time corresponding to a number n (1, 2 or other natural numbers) of clocks of the clock signal.
  • [0012]
    Next, a description will be given, with reference to FIG. 3, of an operation of the above-mentioned conventional delay time adjusting circuit shown in FIG. 1. FIG. 3 is a waveform diagram indicating the operation of the conventional delay time adjusting circuit shown in FIG. 1. First, a signal Cin indicated by FIG. 3-(a) is divided by four by the frequency divider 2, as indicated by FIG. 3-(b), and then is supplied to the phase comparator 8 as the target clock signal tclk. On the other hand, in the DLL array 3, the signal Cin is delayed by a predetermined time, generating a signal Cout indicated by FIG. 3-(c). Then, the signal Cout is divided by four by the frequency divider 4, generating a monitor clock signal mclk indicated by of the conventional delay time adjusting circuit shown in FIG. 1. In this case, a signal Cin indicated by FIG. 4-(a), which is supplied to the frequency divider 2 and the DLL array 3, has a higher frequency than the signal Cin indicated by FIG. 3-(a). The signal Cin indicated by FIG. 4-(a) is divided by four by the frequency divider 2, as in the case shown in FIG. 3, and then is supplied to the phase comparator 8 as a target clock signal tclk indicated by FIG. 4-(b). On the other hand, in the DLL array 3, the signal Cin is delayed by a predetermined time, generating a signal Cout indicated by FIG. 4-(c). Then, the signal Cout is divided by four by the frequency divider 4, generating a monitor clock signal mclk indicated by FIG. 4-(d).
  • [0013]
    Since the frequency dividers 2 and 4 are supposed to have the same structure, a delay time VD of the monitor clock signal mclk to the target clock signal tclk means a delay time in the DLL array 3. It is noted that the variable delay stages of the DLL array 3 are assumed to be minimum stages that provide a minimum delay time.
  • [0014]
    The monitor clock signal mclk is delayed by the fixed time FD regardless of a frequency thereof in the dummy circuit 6, generating a delay clock signal dclk indicated by FIG. 4-(e). Then, phases of the delay clock signal dclk and the target clock signal tclk are compared in the phase comparator 8.
  • [0015]
    However, as indicated by FIG. 4-(b) and FIG. 4-(e), when the frequency of the signal Cin is high, the sum of the delay time VD of the minimum stages in the DLL array 3 and the fixed time FD, which is fixed regardless of a frequency, delayed in the dummy circuit 6 may cause the phase of the delay clock signal dclk to be behind the phase of the target clock signal tclk.
  • [0016]
    There is a problem in this case that since the phase of the delay clock signal dclk is already behind the phase of the target clock signal tclk, the delay time in the DLL array 3 cannot be adjusted so that the phase of the delay clock signal dclk is matched to the phase of the target clock signal tclk by using a first clock of the target clock signal tclk as a target. A case like this is referred to as a so-called underflow state.
  • SUMMARY OF THE INVENTION
  • [0017]
    It is a general object of the present invention to provide an improved and useful delay time adjusting circuit and a delay time adjusting method in which circuit and method the above-mentioned problems are eliminated.
  • [0018]
    A more specific object of the present invention is to provide a delay time adjusting circuit and a delay time adjusting method which circuit and method can easily adjust a delay time of a signal even when the signal has a high frequency.
  • [0019]
    In order to achieve the above-mentioned objects, there is provided according to one aspect of the present invention a delay time adjusting method of adjusting a delay time of an input signal so that a phase of the input signal and a phase of an output signal match each other, the method comprising the step of:
  • [0020]
    delaying the phase of the output signal until a phase difference between the phase of the input signal and the phase of the output signal becomes N periods, where N is an integer other than zero.
  • [0021]
    According to the present invention, a degree of freedom can be enhanced when delaying the phase of the output signal so as to match the phases of the input signal and the output signal. Thus, the phases of the input signal and the output signal can be easily matched regardless of a frequency of the input signal.
  • [0022]
    Additionally, in the present invention, the delay time adjusting method may further comprise a step of producing the output signal by delaying the input signal by a DLL circuit. In this case, by changing the length of delay stages of the DLL circuit, the delay time of the input signal can be easily adjusted.
  • [0023]
    In order to achieve the above-mentioned objects, there is also provided according to another aspect of the present invention a delay time adjusting method of adjusting a delay time of an input first periodic signal so that a phase of the input first periodic signal and a phase of an output second periodic signal match each other, the method comprising the step of:
  • [0024]
    adjusting the delay time so that, when a phase of a predetermined rising edge of the output second periodic signal is behind a phase of a predetermined rising edge of the input first periodic signal, the predetermined rising edge of the output second periodic signal matches a rising edge of the input first periodic signal, a phase of the rising edge being behind and nearest to the phase of the predetermined rising edge of the output second periodic signal.
  • [0025]
    According to the present invention, when the phase of the predetermined rising edge of the output second periodic signal is, at an initial state, behind the phase of the predetermined rising edge of the input first periodic signal, the phases of the input first periodic signal and the output second periodic signal can be easily matched. Therefore, even when the input first periodic signal has a high frequency, the so-called underflow state, where a required phase adjustment is impossible, can be avoided, and thus the delay time adjusting method and circuit according to the present invention can be more general purpose and more reliable in operation.
  • [0026]
    In order to achieve the above-mentioned objects, there is also provided according to still another aspect of the present invention a delay time adjusting method of adjusting a delay time of an input first periodic signal so that a phase of the input first periodic signal and a phase of an output second periodic signal match each other, the method comprising:
  • [0027]
    a first step of judging whether a phase of a predetermined rising edge of the output second periodic signal is behind a phase of a first rising edge of the input first periodic signal; and
  • [0028]
    a second step of delaying the phase of the output second periodic signal so that, when the phase of the predetermined rising edge is judged to be behind the phase of the first rising edge in the first step, the phase of the predetermined rising edge and a phase of a second rising edge of the input first periodic signal match each other, the second rising edge being one period behind the first rising edge.
  • [0029]
    According to the present invention, even when a frequency of the input first periodic signal becomes high and thus the phase of the predetermined rising edge of the output second periodic signal goes behind the phase of the first rising edge of the input first periodic signal, the phase of the output second periodic signal can be matched to the phase of the input first periodic signal. Therefore, the delay time adjusting method and circuit according to the present invention can be more general purpose and more reliable in operation.
  • [0030]
    In order to achieve the above-mentioned objects, there is also provided according to still another aspect of the present invention a delay time adjusting circuit for adjusting a delay time of an input first periodic signal so that a phase of the input first periodic signal and a phase of an output second periodic signal match each other, the circuit comprising:
  • [0031]
    delaying means for delaying the input first periodic signal so as to generate the output second periodic signal;
  • [0032]
    phase-detecting means for detecting whether a phase of a predetermined rising edge of the output second periodic signal is behind a phase of a first rising edge of the input first periodic signal; and
  • [0033]
    adjusting means for controlling the delaying means so that, when the phase of the predetermined rising edge is judged to be behind the phase of the first rising edge by the phase-detecting means, the delaying means delays the phase of the output second periodic signal until the phase of the predetermined rising edge and a phase of a second rising edge of the input first periodic signal match each other, the second rising edge being one period behind the first rising edge.
  • [0034]
    Additionally, in the present invention, the adjusting means may control the delaying means so that, after the phase of the predetermined rising edge and the phase of the second rising edge match each other, the phase of the predetermined rising edge and the phase of the second rising edge match each other all the time within a tolerable range.
  • [0035]
    According to the present invention, the output second periodic signal having a phase matching a phase of the input first periodic signal can be steadily output. Therefore, the delay time adjusting method and circuit according to the present invention can be more reliable in operation.
  • [0036]
    Other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0037]
    [0037]FIG. 1 is a circuit diagram of a conventional delay time adjusting circuit;
  • [0038]
    [0038]FIG. 2 is a circuit diagram of a DLL (Delay Locked Loop) array shown in FIG. 1;
  • [0039]
    [0039]FIG. 3 is a first waveform diagram indicating an operation of the conventional delay time adjusting circuit shown in FIG. 1;
  • [0040]
    [0040]FIG. 4 is a second waveform diagram indicating an operation of the conventional delay time adjusting circuit shown in FIG. 1;
  • [0041]
    [0041]FIG. 5 is a circuit diagram of a delay time adjusting circuit according to an embodiment of the present invention;
  • [0042]
    [0042]FIG. 6 is a first waveform diagram indicating an operation of the delay time adjusting circuit shown in FIG. 5;
  • [0043]
    [0043]FIG. 7 is a second waveform diagram indicating an operation of the delay time adjusting circuit shown in FIG. 5;
  • [0044]
    [0044]FIG. 8 is a circuit diagram of a phase comparator shown in FIG. 5;
  • [0045]
    [0045]FIG. 9 is a waveform diagram indicating an operation of the phase comparator shown in FIG. 8 in a case where a first clock of a delay clock signal is behind a first clock of a target clock signal;
  • [0046]
    [0046]FIG. 10 is a waveform diagram indicating an operation of the phase comparator shown in FIG. 8 in a case where a first clock of a delay clock signal is ahead of a first clock of a target clock signal;
  • [0047]
    [0047]FIG. 11 is a circuit diagram of a state detection circuit shown in FIG. 5; and
  • [0048]
    [0048]FIG. 12 is a circuit diagram of a state judgment circuit shown in FIG. 5.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0049]
    A description will now be given, with reference to the drawings, of embodiments according to the present invention. Elements in the drawings that are identical or equivalent are referenced by the same characters.
  • [0050]
    [0050]FIG. 5 is a circuit diagram of a delay time adjusting circuit according to an embodiment of the present invention. As shown in FIG. 5, the delay time adjusting circuit according to the present embodiment comprises the input buffer 1, the output buffer 5, the frequency dividers 2 and 4, a DLL array 7, the dummy circuit 6, the phase comparator 8, a delay adjuster 24, a state judgment circuit 20 and a state detection circuit 22.
  • [0051]
    It should be noted that the frequency divider 2 may be considered to be an element that determines a target used in adjusting a phase of a signal. The second frequency divider 12 may be considered to be an element that determines how frequently the phase of a signal has a chance to be adjusted.
  • [0052]
    In the above-mentioned delay time adjusting circuit, a clock signal is input into the input buffer 1. The frequency divider 2 and the DLL array 7 are connected to the input buffer 1. The frequency divider 4 and the output buffer 5 are connected to an output terminal of the DLL array 7. The frequency divider 2 outputs the target clock signal tclk. The dummy circuit 6 is connected to the frequency divider 4 and outputs the delay clock signal dclk. The phase comparator 8 is connected to the frequency divider 2 and the output terminal of the dummy circuit 6, and supplies the result signal ‘out’ indicating a result of a phase comparison to the state judgment circuit 20 and the state detection circuit 22.
  • [0053]
    The state detection circuit 22 receives a power-on reset signal resz activated to a high level when the DLL array 7 starts a delay time adjustment, and supplies a state detection result signal fstz to the state judgment circuit 20. The state judgment circuit 20 supplies a comparison result signal upz to the delay adjuster 24. An output terminal of the delay adjuster 24 is connected to the DLL array 7, and the delay adjuster 24 supplies the control signal CS to the DLL array 7. Frequency division rates of the frequency dividers 2 and 4 are set to, for example, four. As mentioned hereinafter, the delay time adjusting circuit shown in FIG. 5 requires a smaller number of delay stages (the inverters INV1 to INVn) to be included in the DLL array 7 than that of a conventional technology.
  • [0054]
    Next, a description will be given, with reference to FIG. 6, of an operation of the above-mentioned delay time adjusting circuit shown in FIG. 5. FIG. 6 is a waveform diagram indicating the operation of the delay time adjusting circuit shown in FIG. 5. First, a signal Cin indicated by FIG. 6-(a) is divided by four by the frequency divider 2, as indicated by FIG. 6-(b), and then is supplied to the phase comparator 8 as the target clock signal tclk. On the other hand, in the DLL array 7, the signal Cin is delayed by a predetermined time, generating a signal Cout indicated by FIG. 6-(c). Then, the signal Cout is divided by four by the frequency divider 4, generating a monitor clock signal mclk indicated by FIG. 6-(d).
  • [0055]
    Since the frequency dividers 2 and 4 are supposed to have the same structure, a delay time VD of the monitor clock signal mclk to the target clock signal tclk means a delay time in the DLL array 7. It is noted that variable delay stages of the DLL array 7 are assumed to be minimum stages that provide a minimum delay time.
  • [0056]
    The monitor clock signal mclk is delayed by a fixed time FD regardless of a frequency thereof in the dummy circuit 6, generating a delay clock signal dclk indicated by FIG. 6-(e). Then, phases of the delay clock signal dclk and the target clock signal talk are compared in the phase comparator 8, which judges that the phase of the delay clock signal dclk is a time TD ahead of the phase of the target clock signal tclk. The phase comparator 8 supplies the state judgment circuit 20 and the state detection circuit 22 with a result signal ‘out’ indicating that the phase of the delay clock signal dclk is the time TD ahead of the phase of the target clock signal tclk.
  • [0057]
    At this time, the state detection circuit 22, as described in detail later, receives the power-on reset signal resz activated to a high level when the DLL array 7 starts a delay time adjustment, and supplies the state detection result signal fstz at a high level to the state judgment circuit 20. Thereby, the state judgment circuit 20, as described in detail later, supplies the comparison result signal upz at a high level to the delay adjuster 24.
  • [0058]
    The delay adjuster 24 supplies the DLL array 7 with the control signal CS according to the supplied comparison result signal upz at a high level. Then, the delay time in the DLL array 7 is lengthened by the time TD. The above-mentioned operation generates a signal Lon, indicated by FIG. 6-(f), as a delay clock signal dclk so that the phase of the delay clock signal dclk is matched to and locked on the phase of the target clock signal tclk. It is noted that “locking-on” means matching the phases of the delay clock signal dclk and the target clock signal tclk all the time within a tolerable range. It is also noted that the tolerable range here means, for example, a margin of an operating frequency that guarantees a normal operation in a specification of a semiconductor integrated circuit on which the delay time adjusting circuit is mounted.
  • [0059]
    Next, a description will be given, with reference to FIG. 7, of an operation of the above-mentioned delay time adjusting circuit shown in FIG. 5, in a case where a clock signal having a higher frequency is input into the input buffer 1, as a semiconductor integrated circuit is increasingly required to operate at high speed. FIG. 7 is a waveform diagram indicating the operation of the delay time adjusting circuit shown in FIG. 5. In this case, a signal Cin indicated by FIG. 7-(a), which is supplied to the frequency divider 2 and the DLL array 7, has a higher frequency than the signal Cin indicated by FIG. 6-(a). The signal Cin indicated by FIG. 7-(a) is divided by four by the frequency divider 2, as in the case shown in FIG. 6, and then is supplied to the phase comparator 8 as a target clock signal tclk indicated by FIG. 7-(b).
  • [0060]
    On the other hand, in the DLL array 7, the signal Cin is delayed by a predetermined time, generating a signal Cout indicated by FIG. 7-(c). Then, the signal Cout is divided by four by the frequency divider 4, generating a monitor clock signal mclk indicated by FIG. 7-(d).
  • [0061]
    Since the frequency dividers 2 and 4 are supposed to have the same structure, a delay time VD of the monitor clock signal mclk with respect to the target clock signal tclk means a delay time in the DLL array 7. It is noted that the variable delay stages of the DLL array 7 are assumed to be minimum stages that provide a minimum delay time.
  • [0062]
    The monitor clock signal mclk is delayed by the fixed time FD regardless of a frequency thereof in the dummy circuit 6, generating a delay clock signal dclk indicated by FIG. 7-(e). Then, phases of the delay clock signal dclk and the target clock signal tclk are compared in the phase comparator 8.
  • [0063]
    However, as indicated by FIG. 7-(b) and FIG. 7-(e), when the frequency of the signal Cin is high, the sum of the delay time VD of the minimum stages in the DLL array 7 and the fixed time FD, which is fixed regardless of a frequency, delayed in the dummy circuit 6 may cause the phase of the delay clock signal dclk to be behind the phase of the target clock signal tclk.
  • [0064]
    In this case, since the phase of the delay clock signal dclk is already behind the phase of the target clock signal talk, the delay time in the DLL array 7 cannot be adjusted so that the phase of the delay clock signal dclk is matched to the phase of the target clock signal talk by using a first rise (a transition from a low level to a high level, also referred to as “rising edge”) of the target clock signal talk as a target.
  • [0065]
    At this time, the state detection circuit 22 shown in FIG. 5, regardless of a comparison result in the phase comparator 8, supplies the state detection result signal fstz at a high level to the state judgment circuit 20 according to the power-on reset signal resz supplied to the state detection circuit 22, as in the case shown in FIG. 6. Therefore, the state judgment circuit 20 supplies the comparison result signal upz at a high level to the delay adjuster 24. It is noted that the state detection circuit 22 and the state judgment circuit 20 are described in detail later.
  • [0066]
    Therefore, the delay adjuster 24 supplies the DLL array 7 with the control signal CS according to the supplied comparison result signal upz at a high level so as to lengthen the delay time in the DLL array 7.
  • [0067]
    By repeating the above-mentioned phase comparison and the lengthening of the delay time, the delay time in the DLL array 7 is further lengthened by a time AD so that a first clock (rise) of the delay clock signal dclk goes behind a second clock (rise) of the target clock signal tclk. At this point, the phase comparator 8 supplies a result signal ‘out’ at a low level to the state detection circuit 22. Subsequently, the state detection circuit 22 supplies a state detection result signal fstz at a low level to the state judgment circuit 20. Thereby, the state judgment circuit 20 is activated and supplies the delay adjuster 24 with the comparison result in the phase comparator 8 as a comparison result signal upz at a low level.
  • [0068]
    Then, the delay adjuster 24 supplies the DLL array 7 with a control signal CS according to the supplied comparison result signal upz at a low level so as to shorten the delay time in the DLL array 7. As a result of this, a signal Lon is generated as a delay clock signal dclk and locked on so that a first clock (rise) of the signal Lon is matched to the second clock (rise) of the target clock signal tclk, as indicated by FIG. 7-(f).
  • [0069]
    Hereinafter, a description will be given, with reference to FIG. 8 to FIG. 10, of the phase comparator 8 shown in FIG. 5. FIG. 8 is a circuit diagram of the phase comparator 8 shown in FIG. 5. As shown in FIG. 8, the phase comparator 8 comprises NAND circuits 80 to 85. The target clock signal tclk is supplied to the NAND circuits 81 and 82. The delay clock signal dclk is supplied to the NAND circuit 83. The result signal ‘out’ is output from an output terminal of the NAND circuit 84.
  • [0070]
    [0070]FIG. 9 is a waveform diagram indicating an operation of the above-mentioned phase comparator 8 in a case where a first clock of a delay clock signal dclk is behind a first clock of a target clock signal tclk. FIG. 9-(a) indicates the target clock signal tclk. FIG. 9-(b) indicates the delay clock signal dclk. FIG. 9-(c) indicates fluctuations of electric potential at an output node NA of the NAND circuit 81. FIG. 9-(d) indicates fluctuations of electric potential at an output node NB of the NAND circuit 82. FIG. 9-(e) indicates fluctuations of electric potential at an output node NC of the NAND circuit 80. FIG. 9-(f) indicates fluctuations of electric potential at an output node ND of the NAND circuit 83. FIG. 9-(g) indicates the result signal ‘out’.
  • [0071]
    In the case shown in FIG. 9, where the first clock of the delay clock signal dclk is behind the first clock of the target clock signal tclk, before a so-called rise time TA of the target clock signal tclk, the NAND circuits 84 and 85 latch the result signal ‘out’ at a high level or a low level. Then, at the rise time TA when the target clock signal tclk rises to a high level, the electric potential at the output node NB falls to a low level, and consequently, the result signal ‘out’ is fixed at the low level. Thereby, the phase comparator 8 supplies the state detection circuit 22 and the state judgment circuit 20 with the result signal ‘out’ at the low level. That is, the phase comparator 8 supplies the state detection circuit 22 and the state judgment circuit 20 with the result signal ‘out’ indicating a judgment (decrease) that the first clock of the delay clock signal dclk is behind the first clock of the target clock signal tclk.
  • [0072]
    [0072]FIG. 10 is a waveform diagram indicating an operation of the above-mentioned phase comparator 8 in a case where a first clock of a delay clock signal dclk is ahead of a first clock of a target clock signal tclk. FIG. 10-(a) indicates the target clock signal tclk. FIG. 10-(b) indicates the delay clock signal dclk. FIG. 10-(c) indicates fluctuations of electric potential at the output node NA of the NAND circuit 81. FIG. 10-(d) indicates fluctuations of electric potential at the output node NB of the NAND circuit 82. FIG. 10-(e) indicates fluctuations of electric potential at the output node NC of the NAND circuit 80. FIG. 10-(f) indicates fluctuations of electric potential at the output node ND of the NAND circuit 83. FIG. 10-(g) indicates the result signal ‘out’.
  • [0073]
    In the case shown in FIG. 10, where the first clock of the delay clock signal dclk is ahead of the first clock of the target clock signal tclk, before the rise time TA of the target clock signal tclk, the NAND circuits 84 and 85 latch the result signal ‘out’ at a high level or a low level. Then, at the rise time TA when the target clock signal tclk rises to a high level, the electric potential at the output node NA falls to a low level, and consequently, the result signal ‘out’ is fixed at the high level. Thereby, the phase comparator 8 supplies the state detection circuit 22 and the state judgment circuit 20 with the result signal ‘out’ at the high level. That is, the phase comparator 8 supplies the state detection circuit 22 and the state judgment circuit 20 with the result signal ‘out’ indicating a judgment (increase) that the first clock of the delay clock signal dclk is ahead of the first clock of the target clock signal tclk.
  • [0074]
    Next, a description will be given, with reference to FIG. 11, of the state detection circuit 22 shown in FIG. 5. FIG. 11 is a circuit diagram of the state detection circuit 22 shown in FIG. 5. As shown in FIG. 11, the state detection circuit 22 comprises a delay circuit 40, inverters 41 to 45, a NOR circuit NOR1, gates GT1 and GT2, N-channel MOS transistors NT1 to NT7, and P-channel MOS transistors PT1 to PT8. The delay circuit 40 includes serially connected inverters 46 to 48 and MOS capacitors MC1 and MC2.
  • [0075]
    As shown in FIG. 11, a result signal ‘out’ is supplied (from the phase comparator 8) to the NOR circuit NOR1 and the delay circuit 40. Therefore, the result signal ‘out’ and a signal which the delay circuit 40 produces by delaying the result signal ‘out’ by a predetermined time are input into the NOR circuit NOR1. A power-on reset signal resz, which transits from a low level to a high level when the delay time adjusting circuit according to the present embodiment gets energized, is supplied to an input terminal of the inverter 42 and a gate of the N-channel MOS transistor NT1. A source of the N-channel MOS transistor NT1 is connected to a grounding node Ng. A drain of the N-channel MOS transistor NT1 is connected via the inverter 45 to an output node Nout of the state detection circuit 22.
  • [0076]
    The gate GT1 connected between the inverter 43 and 44 and the gate GT2 connected between the inverter 44 and 45 are opened or closed depending on an output signal of the NOR circuit NOR1.
  • [0077]
    Next, a description will be given of an operation of the state detection circuit 22. First, when a power supply is provided, the power-on reset signal resz at a high level is supplied to the gate of the N-channel MOS transistor NT1. Thereby, the N-channel MOS transistor NT1 is on, and a grounding voltage is supplied from the grounding node Ng to the inverter 45. Thereby, the inverter 45 inverts a signal at a low level so that a state detection result signal fstz at a high level is supplied to the output node Nout of the state detection circuit 22.
  • [0078]
    At this time, since a low-level signal is supplied from the inverter 42 to gates of the P-channel MOS transistors PT1 to PT2, the P-channel MOS transistors PT1 to PT2 become on. Thereby, power supply voltages vcc are supplied from power supply nodes Nv to the inverters 43 and 44 so that a low-level signal is supplied to gates of the N-channel MOS transistor NT3 and NT5. Thereby, the N-channel MOS transistor NT3 and NT5 become off.
  • [0079]
    As described above, at an initial state, the state detection circuit 22 is deactivated and outputs the state detection result signal fstz fixed at a high level. Then, when the result signal ‘out’ supplied from the phase comparator 8 changes from a high level to a low level, a low-level signal is input into one input terminal of the NOR circuit NOR1. However, while the result signal ‘out’ at a low level is transmitted through the delay circuit 40, a low-level signal is still supplied to the other input terminal of the NOR circuit NOR1. Therefore, during this time, the NOR circuit NOR1 outputs a high-level signal.
  • [0080]
    Thereby, the gates GT1 and GT2 are opened so that an output signal of the inverter 43 at a low level is transmitted through the gate GT1 to the inverter 44. Subsequently, the inverter 44 transmits an output signal at a high level through the gate GT2 to the inverter 45. Accordingly, in this case, a signal at a low level is supplied from the inverter 45 to the output node Nout.
  • [0081]
    As described above, only when the result signal ‘out’ supplied from the phase comparator 8 transits from a high level to a low level, the state detection circuit 22 outputs a state detection result signal fstz at a low level.
  • [0082]
    Next, a description will be given, with reference to FIG. 12, of the state judgment circuit 20 shown in FIG. 5. FIG. 12 is a circuit diagram of the state judgment circuit 20 shown in FIG. 5. As shown in FIG. 12, the state judgment circuit 20 comprises a NOR circuit NOR2 and an inverter 49 connected thereto. A result signal ‘out’ supplied from the phase comparator 8 is input into one input terminal of the NOR circuit NOR2. A state detection result signal fstz supplied from the state detection circuit 22 is input into the other input terminal of the NOR circuit NOR2. A comparison result signal upz is supplied from an output terminal of the inverter 49 to the delay adjuster 24.
  • [0083]
    Next, a description will be given of an operation of the state judgment circuit 20. At an initial state, as described above, since a state detection result signal fstz at a high level is supplied to the NOR circuit NOR2, a low-level signal is continuously supplied to the inverter 49 independent of a logical level of the result signal ‘out’. Therefore, a comparison result signal upz at a high level is supplied from the inverter 49 to the delay adjuster 24. It is noted here that, as described above, the delay adjuster 24, when supplied with a comparison result signal upz at a high level, controls the switching unit 31 of the DLL array 7 so as to lengthen a delay time in the DLL array 7, and when supplied with a comparison result signal upz at a low level, controls the switching unit 31 of the DLL array 7 so as to shorten the delay time in the DLL array 7.
  • [0084]
    The state judgment circuit 20 continues to output the comparison result signal upz at a high level to the delay adjuster 24 until a state detection result signal fstz at a low level is supplied from the state detection circuit 22 to the state judgment circuit 20. Then, when the state detection result signal fstz at a low level is supplied from the state detection circuit 22 to the state judgment circuit 20, since the NOR circuit NOR2 is activated, the state judgment circuit 20 supplies the delay adjuster 24 with a signal at the same logical level as a result signal ‘out’ supplied from the phase comparator 8 as a comparison result signal upz.
  • [0085]
    As described above, according to the delay time adjusting circuit of the present embodiment, when a first clock of a delay clock signal dclk is ahead of a first clock of a target clock signal tclk at an initial state, the delay clock signal dclk is further delayed so that the first clock (rise) of the delay clock signal dclk is matched to the first clock (rise) of the target clock signal tclk.
  • [0086]
    Even in a case where a clock signal has a higher frequency and the DLL array 7 has minimum stages that provide a minimum delay time, when a first clock of a delay clock signal dclk is behind a first clock of a target clock signal tclk, the delay clock signal dclk is further delayed so that the first clock (rise) of the delay clock signal dclk is matched to a second clock (rise) of the target clock signal tclk.
  • [0087]
    Therefore, even when a clock signal has a higher frequency, a phase of a clock signal can be adjusted easily, avoiding the underflow state which a conventional technology suffers. This allows for expanding an operating-frequency band of a semiconductor integrated circuit.
  • [0088]
    The present invention is not limited to the specifically disclosed embodiments, and variations and modifications may be made without departing from the scope of the present invention.
  • [0089]
    The present application is based on Japanese priority application No.2000-046225 filed on Feb. 23, 2000, the entire contents of which are hereby incorporated by reference.

Claims (8)

    What is claimed is:
  1. 1. A delay time adjusting method of adjusting a delay time of an input signal so that a phase of said input signal and a phase of an output signal match each other, the method comprising the step of:
    delaying said phase of said output signal until a phase difference between said phase of said input signal and said phase of said output signal becomes N periods, where N is an integer other than zero.
  2. 2. The delay time adjusting method as claimed in
    claim 1
    , further comprising a step of producing said output signal by delaying said input signal by a DLL circuit.
  3. 3. A delay time adjusting method of adjusting a delay time of an input first periodic signal so that a phase of said input first periodic signal and a phase of an output second periodic signal match each other, the method comprising the step of:
    adjusting said delay time so that, when a phase of a predetermined rising edge of said output second periodic signal is behind a phase of a predetermined rising edge of said input first periodic signal, said predetermined rising edge of said output second periodic signal matches a rising edge of said input first periodic signal, a phase of the rising edge being behind and nearest to said phase of said predetermined rising edge of said output second periodic signal.
  4. 4. A delay time adjusting method of adjusting a delay time of an input first periodic signal so that a phase of said input first periodic signal and a phase of an output second periodic signal match each other, the method comprising:
    a first step of judging whether a phase of a predetermined rising edge of said output second periodic signal is behind a phase of a first rising edge of said input first periodic signal; and
    a second step of delaying said phase of said output second periodic signal so that, when said phase of said predetermined rising edge is judged to be behind said phase of said first rising edge in said first step, said phase of said predetermined rising edge and a phase of a second rising edge of said input first periodic signal match each other, the second rising edge being one period behind said first rising edge.
  5. 5. A delay time adjusting circuit for adjusting a delay time of an input signal so that a phase of said input signal and a phase of an output signal match each other, the circuit comprising:
    detecting means for detecting a phase difference between said phase of said input signal and said phase of said output signal; and
    delaying means for delaying said phase of said output signal until said phase difference becomes N periods, where N is an integer other than zero.
  6. 6. A delay time adjusting circuit for adjusting a delay time of an input first periodic signal so that a phase of said input first periodic signal and a phase of an output second periodic signal match each other, the circuit comprising:
    judging means for judging whether a phase of a predetermined rising edge of said output second periodic signal is behind a phase of a predetermined rising edge of said input first periodic signal; and
    delaying means for adjusting said delay time so that, when said phase of said predetermined rising edge of said output second periodic signal is judged to be behind said phase of said predetermined rising edge of said input first periodic signal by said judging means, said predetermined rising edge of said output second periodic signal matches a rising edge of said input first periodic signal, a phase of the rising edge being behind and nearest to said phase of said predetermined rising edge of said output second periodic signal.
  7. 7. A delay time adjusting circuit for adjusting a delay time of an input first periodic signal so that a phase of said input first periodic signal and a phase of an output second periodic signal match each other, the circuit comprising:
    delaying means for delaying said input first periodic signal so as to generate said output second periodic signal;
    phase-detecting means for detecting whether a phase of a predetermined rising edge of said output second periodic signal is behind a phase of a first rising edge of said input first periodic signal; and
    adjusting means for controlling said delaying means so that, when said phase of said predetermined rising edge is judged to be behind said phase of said first rising edge by said phase-detecting means, said delaying means delays said phase of said output second periodic signal until said phase of said predetermined rising edge and a phase of a second rising edge of said input first periodic signal match each other, the second rising edge being one period behind said first rising edge.
  8. 8. The delay time adjusting circuit as claimed in
    claim 7
    , wherein said adjusting means controls said delaying means so that, after said phase of said predetermined rising edge and said phase of said second rising edge match each other, said phase of said predetermined rising edge and said phase of said second rising edge match each other all the time within a tolerable range.
US09777897 2000-02-23 2001-02-07 Delay time adjusting method of delaying a phase of an output signal until a phase difference between an input signal and the output signal becomes an integral number of periods other than zero Active US7106114B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000-046225 2000-02-23
JP2000046225A JP4489231B2 (en) 2000-02-23 2000-02-23 Delay time adjusting method and the delay time adjustment circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11395130 US7667509B2 (en) 2000-02-23 2006-04-03 Delay time adjusting method of delaying a phase of an output signal until a phase difference between an input signal and the output signal becomes an integral number of periods other than zero

Publications (2)

Publication Number Publication Date
US20010015664A1 true true US20010015664A1 (en) 2001-08-23
US7106114B2 US7106114B2 (en) 2006-09-12

Family

ID=18568689

Family Applications (2)

Application Number Title Priority Date Filing Date
US09777897 Active US7106114B2 (en) 2000-02-23 2001-02-07 Delay time adjusting method of delaying a phase of an output signal until a phase difference between an input signal and the output signal becomes an integral number of periods other than zero
US11395130 Expired - Fee Related US7667509B2 (en) 2000-02-23 2006-04-03 Delay time adjusting method of delaying a phase of an output signal until a phase difference between an input signal and the output signal becomes an integral number of periods other than zero

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11395130 Expired - Fee Related US7667509B2 (en) 2000-02-23 2006-04-03 Delay time adjusting method of delaying a phase of an output signal until a phase difference between an input signal and the output signal becomes an integral number of periods other than zero

Country Status (2)

Country Link
US (2) US7106114B2 (en)
JP (1) JP4489231B2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6680874B1 (en) * 2002-08-29 2004-01-20 Micron Technology, Inc. Delay lock loop circuit useful in a synchronous system and associated methods
US20040083077A1 (en) * 2002-10-29 2004-04-29 Broadcom Corporation Integrated packet bit error rate tester for 10G SERDES
US20040220801A1 (en) * 2001-08-31 2004-11-04 Yasushi Sato Pitch waveform signal generating apparatus, pitch waveform signal generation method and program
US20050094734A1 (en) * 2003-10-29 2005-05-05 Broadcom Corporation Apparatus and method for automatic polarity swap in a communications system
US20050190690A1 (en) * 2002-10-29 2005-09-01 Broadcom Corporation Multi-port, gigabit serdes transceiver capable of automatic fail switchover
US20120134223A1 (en) * 2009-09-08 2012-05-31 Elpida Memory, Inc. Clock generating circuit, semiconductor device including the same, and data processing system
CN102571041A (en) * 2010-12-22 2012-07-11 上海华虹Nec电子有限公司 Method for detecting time delay and time sequence of circuit and method for correcting time delay by using such method
JP2012195834A (en) * 2011-03-17 2012-10-11 Elpida Memory Inc Semiconductor device
US8699514B2 (en) 2007-01-12 2014-04-15 Broadcom Corporation Multi-rate MAC to PHY interface

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7355464B2 (en) * 2005-05-09 2008-04-08 Micron Technology, Inc. Apparatus and method for controlling a delay- or phase-locked loop as a function of loop frequency
JP4448076B2 (en) * 2005-09-16 2010-04-07 富士通株式会社 The timing adjustment circuit of the data transmission and reception circuit, lsi and data transmission and reception system
WO2007034540A1 (en) * 2005-09-20 2007-03-29 Fujitsu Limited Power supply voltage adjusting device
KR100807116B1 (en) * 2006-10-31 2008-02-26 주식회사 하이닉스반도체 Delay locked loop
US7592846B2 (en) * 2007-02-16 2009-09-22 Intersil Americas Inc. Method for using digital PLL in a voltage regulator
KR20120111282A (en) * 2011-03-31 2012-10-10 에스케이하이닉스 주식회사 Clock signal generating circuit

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4873491A (en) * 1987-10-19 1989-10-10 Wilkins Jeffrey K Phase shift circuit utilizing a variable time delay line
JP2771464B2 (en) * 1994-09-29 1998-07-02 日本電気アイシーマイコンシステム株式会社 Digital pll circuit
JP3729582B2 (en) * 1996-08-13 2005-12-21 富士通株式会社 Semiconductor device, a semiconductor device system and digital delay circuit
JP4090088B2 (en) * 1996-09-17 2008-05-28 富士通株式会社 The semiconductor device system and a semiconductor device
JP3309782B2 (en) * 1997-06-10 2002-07-29 日本電気株式会社 The semiconductor integrated circuit
JP3789628B2 (en) * 1998-01-16 2006-06-28 富士通株式会社 Semiconductor device
JP4178225B2 (en) 1998-06-30 2008-11-12 富士通マイクロエレクトロニクス株式会社 Integrated circuit device
JP3481148B2 (en) * 1998-10-15 2003-12-22 富士通株式会社 Integrated circuit device having a Dll circuit
US6100735A (en) * 1998-11-19 2000-08-08 Centillium Communications, Inc. Segmented dual delay-locked loop for precise variable-phase clock generation
JP2000278123A (en) * 1999-03-19 2000-10-06 Fujitsu Quantum Device Kk Error suppressive phase comparator and pll circuit using the same
JP4190662B2 (en) 1999-06-18 2008-12-03 エルピーダメモリ株式会社 The semiconductor device and the timing control circuit
JP2001237680A (en) * 2000-02-23 2001-08-31 Fujitsu Ltd Circuit and method for controlling delay time
CN1268060C (en) * 2000-06-05 2006-08-02 三菱电机株式会社 Synchronous device

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040220801A1 (en) * 2001-08-31 2004-11-04 Yasushi Sato Pitch waveform signal generating apparatus, pitch waveform signal generation method and program
US6680874B1 (en) * 2002-08-29 2004-01-20 Micron Technology, Inc. Delay lock loop circuit useful in a synchronous system and associated methods
US6842399B2 (en) 2002-08-29 2005-01-11 Micron Technology, Inc. Delay lock loop circuit useful in a synchronous system and associated methods
US8023436B2 (en) 2002-10-29 2011-09-20 Broadcom Corporation Multi-rate, multi-port, gigabit serdes transceiver
US20040117698A1 (en) * 2002-10-29 2004-06-17 Broadcom Corporation Programmable management IO pads for an integrated circuit
US20040088443A1 (en) * 2002-10-29 2004-05-06 Broadcom Corporation Multipurpose and programmable pad ring for an integrated circuit
US9330043B2 (en) 2002-10-29 2016-05-03 Broadcom Corporation Multi-rate, multi-port, gigabit SERDES transceiver
US20050190690A1 (en) * 2002-10-29 2005-09-01 Broadcom Corporation Multi-port, gigabit serdes transceiver capable of automatic fail switchover
US20060250985A1 (en) * 2002-10-29 2006-11-09 Broadcom Corporation Multi-rate, multi-port, gigabit serdes transceiver
US7355987B2 (en) 2002-10-29 2008-04-08 Broadcom Corporation Multi-rate, multi-port, gigabit SERDES transceiver
US7373561B2 (en) 2002-10-29 2008-05-13 Broadcom Corporation Integrated packet bit error rate tester for 10G SERDES
US20080186987A1 (en) * 2002-10-29 2008-08-07 Broadcom Corporation Multi-rate, muti-port, gigabit serdes transceiver
US8711677B2 (en) 2002-10-29 2014-04-29 Broadcom Corporation Multi-port, gigabit SERDES transceiver capable of automatic fail switchover
US8385188B2 (en) 2002-10-29 2013-02-26 Broadcom Corporation Multi-port, gigabit serdes transceiver capable of automatic fail switchover
US7533311B2 (en) 2002-10-29 2009-05-12 Broadcom Corporation Programmable management IO pads for an integrated circuit
US20040083077A1 (en) * 2002-10-29 2004-04-29 Broadcom Corporation Integrated packet bit error rate tester for 10G SERDES
US8086762B2 (en) 2002-10-29 2011-12-27 Broadcom Corporation Programmable management IO pads for an integrated circuit
US7664888B2 (en) * 2002-10-29 2010-02-16 Broadcom Corporation Multipurpose and programmable pad ring for an integrated circuit
US20100100651A1 (en) * 2002-10-29 2010-04-22 Broadcom Corporation Multipurpose and programmable pad for an integrated circuit
US8001286B2 (en) 2002-10-29 2011-08-16 Broadcom Corporation Multipurpose and programmable pad for an integrated circuit
US20090252160A1 (en) * 2002-10-29 2009-10-08 Tran Hoang T Programmable Management IO Pads for an Integrated Circuit
US7630446B2 (en) 2003-10-29 2009-12-08 Broadcom Corporation Apparatus and method for automatic polarity swap in a communications system
US7430240B2 (en) 2003-10-29 2008-09-30 Broadcom Corporation Apparatus and method for automatic polarity swap in a communications system
US20050094734A1 (en) * 2003-10-29 2005-05-05 Broadcom Corporation Apparatus and method for automatic polarity swap in a communications system
US20080304579A1 (en) * 2003-10-29 2008-12-11 Broadcom Corporation Apparatus and method for automatic polarity swap in a communications system
US9379988B2 (en) 2007-01-12 2016-06-28 Broadcom Corporation Multi-rate MAC to PHY interface
US8699514B2 (en) 2007-01-12 2014-04-15 Broadcom Corporation Multi-rate MAC to PHY interface
US8344773B2 (en) * 2009-09-08 2013-01-01 Elpida Memory, Inc. Clock generating circuit, semiconductor device including the same, and data processing system
US20120134223A1 (en) * 2009-09-08 2012-05-31 Elpida Memory, Inc. Clock generating circuit, semiconductor device including the same, and data processing system
CN102571041A (en) * 2010-12-22 2012-07-11 上海华虹Nec电子有限公司 Method for detecting time delay and time sequence of circuit and method for correcting time delay by using such method
JP2012195834A (en) * 2011-03-17 2012-10-11 Elpida Memory Inc Semiconductor device

Also Published As

Publication number Publication date Type
US20060176092A1 (en) 2006-08-10 application
JP4489231B2 (en) 2010-06-23 grant
US7106114B2 (en) 2006-09-12 grant
JP2001237678A (en) 2001-08-31 application
US7667509B2 (en) 2010-02-23 grant

Similar Documents

Publication Publication Date Title
US5336939A (en) Stable internal clock generation for an integrated circuit
US6313674B1 (en) Synchronizing circuit for generating internal signal synchronized to external signal
US5973525A (en) Integrated circuit device
US6069506A (en) Method and apparatus for improving the performance of digital delay locked loop circuits
US6392456B1 (en) Analog mixed digital DLL
US20050093594A1 (en) Delay locked loop phase blender circuit
US6765976B1 (en) Delay-locked loop for differential clock signals
US5304955A (en) Voltage controlled oscillator operating with digital controlled loads in a phase lock loop
US6300807B1 (en) Timing-control circuit device and clock distribution system
US6667643B2 (en) Delay locked loop with multi-phases
US5777520A (en) Horizontal oscillation circuit capable of changing frequency
US6459314B2 (en) Delay locked loop circuit having duty cycle correction function and delay locking method
US7129800B2 (en) Compensation technique to mitigate aging effects in integrated circuit components
US4929854A (en) Clock circuit having a clocked output buffer
US20030090296A1 (en) Apparatus for ensuring correct start-up and phase locking of delay locked loop
US6104225A (en) Semiconductor device using complementary clock and signal input state detection circuit used for the same
US6940328B2 (en) Methods and apparatus for duty cycle control
US5955904A (en) Semiconductor integrated circuit with appropriate data output timing and reduced power consumption
US6847244B2 (en) Variable duty cycle clock generation circuits and methods and systems using the same
US6373303B2 (en) Sync signal generating circuit provided in semiconductor integrated circuit
US6373913B1 (en) Internal clock signal generator including circuit for accurately synchronizing internal clock signal with external clock signal
US6044027A (en) Circuit and method for providing a substantially constant time delay over a range of supply voltages
US6137334A (en) Logic circuit delay stage and delay line utilizing same
US6812754B1 (en) Clock synchronizer with offset prevention function against variation of output potential of loop filter
US7103133B2 (en) Register controlled delay locked loop circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TANIGUCHI, NOBUTAKA;REEL/FRAME:011548/0223

Effective date: 20010119

AS Assignment

Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645

Effective date: 20081104

Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645

Effective date: 20081104

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024982/0245

Effective date: 20100401

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: SOCIONEXT INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:035508/0637

Effective date: 20150302