US20010011606A1 - Electric component - Google Patents
Electric component Download PDFInfo
- Publication number
- US20010011606A1 US20010011606A1 US09/333,880 US33388099A US2001011606A1 US 20010011606 A1 US20010011606 A1 US 20010011606A1 US 33388099 A US33388099 A US 33388099A US 2001011606 A1 US2001011606 A1 US 2001011606A1
- Authority
- US
- United States
- Prior art keywords
- layer
- layers
- electric component
- intermediate layer
- melting temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0137—Materials
- H05K2201/015—Fluoropolymer, e.g. polytetrafluoroethylene [PTFE]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0191—Dielectric layers wherein the thickness of the dielectric plays an important role
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0367—Metallic bump or raised conductor not used as solder bump
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09672—Superposed layout, i.e. in different planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/386—Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive
Definitions
- the present invention refers to an electric component, and specially to an electric component inside a multilayer printed circuit board and a method for manufacturing the same.
- the invention also refers to a multilayer printed circuit board (PCB) including the electric component.
- PCB printed circuit board
- Printed circuit boards having several layers are frequently used within the electronics.
- multilayer PCBs are frequently used within the electronics.
- the need for an ever increasing extended number of components on smaller surfaces has resulted in a dramatic increase of the number of the layers as well as the conductors in a multilayer PCB.
- a typical multilayer PCB consists of a number of insulating layers, on or between which conductors are applied.
- the conductive layers can among others be used as the ground and supply planes.
- Electric components such as Integrated Circuits, ICs, are mounted and soldered onto one or both sides of the PCBs, for example in vias and connected to each other or to the ground or supply plane through via holes and the said conductors.
- the PCB is normally provided with coupling capacitors, for example to filter interferences that may occur through rapid variations between the ground and supply plane as the result of the operation of ICs.
- the coupling capacitors are connected between the ground and the supply to the circuits.
- the decoupling capacitors are buried in the multilayer PCB between the different layers by providing different capacitive layers between the supporting layers of the board.
- the board can also be provided with a capacitor layer with different capacitances when assembling circuits or other components.
- U.S. Pat. No. 5,065,284 describes production of capacitive islands in a PCB for producing decoupling capacitors.
- a flexible film including cells with high dielectric is used.
- Each capacitor consists of one or more high capacitive flexible dielectric plates provided with plated surfaces.
- Each dielectric plate consists of a single layer of multi-layers or a single-layer, separated from each other shivers or pearls with high dielectric constant provided between the laminae. The space between the pearls is filled with an elastic polymer or a binding agent.
- EP 545 812 discloses a plastic film to be used in capacitors.
- the film includes a dielectric layer, which comprises two layers, one of which has a melting temperature different from the melting temperature of the other one. The layers are extruded on each other. This document does not concern the elasticity of the materials used. Neither, the PCBs nor buried components are involved.
- the main object with the present invention is to provide thin layers) preferably dielectric layers making multilayer PCB in a controlled way, in particular when producing buried capacitors or the like.
- Another object of the invention is to shape the dielectric layer, in a multilayer PCBs, between chosen capacitive planes, preferably only where the dielectric is needed,
- Yet another object of the invention is to create a new dielectric for capacitors on multilayer PCBs.
- the intermediate layer further consists of at least two layers: at least a first layer and a seconds layer, which at least first layer has more elastic characteristic than the second layer at a certain temperature and/or pressure.
- the intermediate layer is a dielectric layer when producing capacitors.
- the dielectric layer consists of two essentially separate layers: a first layer with lower melting temperature than the other layer.
- the layer having lower melting temperature moves away and fills empty spaces and unevenness sections, while the other layer maintains a predefined thickness with desired thinness.
- the first layer becomes very thin when it is forced and can adhere the second layer to at least one of the conductive layers.
- the second layer has adhesive characteristics.
- the intermediate layer consists of tree separate layers, whereby one layer between two other layers has higher melting temperature than the two other layers, Preferably, the layers with lower melting temperature are of same material and the layer with higher melting temperature holds a controlled minimum thickness.
- the layers with lower melting temperature are primarily used to fill out unevenness parts and also to adhere different layers, In one embodiment all the intermediate layers are produced as a homogenous film.
- the intermediate layer contains, in one embodiment, very small amount or no amount of material with high dielectric constant.
- the layers in that intermediate layer consist of PTFE (polytetraflourethylene), PFA (perflouroalkoxy) and/or FEP (flourinated ethylene-propylene).
- the electric component in one embodiment, is a buried capacitor in a multilayer PCB. It may also be a resistor.
- the invention refers to a multilayer PCB, which includes a first and a second laminate and a number of layers constituting a buried electric component.
- the buried component includes a first and a second conductive layer and one intermediate layer consisting of at least two layers. At least one layer at a certain temperature and/or pressure is more elastic than the other layer.
- FIG. 1 shows in a schematic way a cross-section through one part of a first PCB with a buried capacitor, according to the invention.
- FIG. 2 shows in a schematic way a cross-section through a part of a second PCB with a buried capacitor, according to the invention.
- FIG. 3 shows in a schematic way a cross-section through a part of a third buried capacitor, according to the invention.
- FIG. 1 shows an embodiment of a multilayer PCB 10 provided with a buried capacitor layer.
- the PCB consists of a first substrate 11 and a second substrate 12 . Between the substrate layers 11 and 12 a first conductive layer 13 , a dielectric layer 14 and a conductive surface 15 are arranged.
- the conductive layers are intended to be used as capacitor plates, whereby the first layer 13 is used as the ground plane while that second one 15 as the signal terminal.
- the dielectric layer 14 consists of two essentially separate layers 16 and 17 .
- a first layer 16 has a lower melting temperature than that other one 17 , which results in that the first layer is more elastic or floating at a certain temperature while the other one maintains its form.
- the conductive layer 15 under the manufacturing process is pressed towards the dielectric layer 14 after heating, so that the first layer 16 with lower melting temperature deforms by floating away while the second layer 17 only deforms a little so that it essentially assumes the external form of the conductive layer 15 . Accordingly, the second dielectric layer maintains its well-defined thickness and the capacitance between the surface 15 and the ground plane 11 obtains the wanted characteristic. However, a very thin layer of the layer 16 is remained under the deformed part of the layer 17 and it can be used to adhere layer 17 to the ground plane 11 .
- the layer 17 also bas partly adhesive chacteristics so that the conductor 15 and the substrate 12 can be attached together.
- FIG. 2 The second embodiment of a PCB 20 is shown in FIG. 2.
- the ground plane 21 is provided with elevations 24 , which essentially correspond to the surface 15 .
- the layer 22 which corresponds to the layer 16 in FIG. 1 is slightly ticker, while the layer 23 corresponding to layer 17 , has slightly smaller thickness.
- the material in the layer 22 has been pressed away so that the space between the layer 23 and the ground plane and other unevenness surfaces, which can occur between layers have been filled.
- the entire dielectric layer 14 in a first step can be produced as a homogenous film, which either contains very little or no material at all with high dielectric constant D k , whereby the plastic characteristics of the film are not changed. This can be the case when lower capacitance (for example up to about 500 pF) or very thin layer, for example down to ⁇ m are desired.
- FIG. 3 shows a cut trough a third PCB 30 made according to the invention.
- the PCB 30 consists of a lower and an upper insulating substrate 31 and 32 .
- the upper substrate 31 is preferably provided with a number of via holes, through which connections 33 arranged on the PCB are connected by means of cunductor 34 to capacitor surface 35 .
- the dielectric layer 37 consists of three separate layers 38 , 39 and 40 , where the middle layer 39 has higher melting temperature than the two other layers 38 and 40 .
- the layers 38 and 40 can be made of the same or different material, as long as they have lower melting temperature than layer 39 .
- the conductive layer 35 is pressed in the dielectric layer 37 , the different layers of which have been changed in different ways.
- the layers 38 and 40 which have lower melting temperatures have been pressed away and in the sections beneath the conductor the layers 38 , 40 have much smaller than at the sides of the conductor.
- the layer 39 with higher melting temperature has only been pressed against the ground plane without appreciable change thickness and holds a controlled minimum thickness.
- the controlled thickness depends on the pressure temperature and the pressure, i.e. the temperature and the pressure, for example when applying the capacitor surface 35 .
- the layers 38 and 40 are primarily used to fill the empty spaces that can appear between the layers because of the unevenness and to attache the different parts, i.e. the capacitor surfaces 36 , 35 and the substrates 32 or 31 to the layer 39 .
- other adhesive agents can be used.
- the dielectric layer of at least three layers preferably with the outer layers of a thermoplastic material with lower melting temperature, these can be guaranteed to “flow”, while the layer with higher melting temperature holds a controlled thickness. As the layers flow, they fill out possible irregularities that can occur between the layers.
- the different layer of a thermoplastic material in the dielectric material can consist of PTFE (polytetraflourethylene), PFA (perflouroalkoxy) and/or FEP (fluorinated ethylenepropylene), of which PTFE has the highest melting temperature (about 327° C.).
- PTFE polytetraflourethylene
- PFA perflouroalkoxy
- FEP fluorinated ethylenepropylene
- the thickness of the different layers 38 - 40 can be application dependent, in an embodiment the thickness of each layer range between 5 to 75 ⁇ m.
- the elasticity of the intermediate layers do not need to dependent only on the melting temperature but can be influenced by different pressure, or combinations of pressure and temperature.
- the technique according to the invention may also be used for production of other buried components, for example resistors, where the intermediate layers can be replaced with conductive or semi-conductive plastics with different melting temperatures and conductivity.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Laminated Bodies (AREA)
Abstract
Invention refers to an electric component, preferably a component buried in a Printed Circuit Board (PCB) including at least two conductive layers (13,21, 36; 15, 35) and an intermediate layer (14, 37). The intermediate layer (14, 37) further consists of at least two layers (16, 17, 22, 23, 38, 39, 40): at least a first layer (17, 23, 39) and a second layer (16, 22, 38, 40), which at least first layer has more elastic characteristic than the second layer (16, 22, 38, 40) at a certain temperature and/or pressure.
Description
- The present invention refers to an electric component, and specially to an electric component inside a multilayer printed circuit board and a method for manufacturing the same.
- The invention also refers to a multilayer printed circuit board (PCB) including the electric component.
- Printed circuit boards having several layers, so called “multilayer” PCBs, are frequently used within the electronics. The need for an ever increasing extended number of components on smaller surfaces has resulted in a dramatic increase of the number of the layers as well as the conductors in a multilayer PCB. As is well known, a typical multilayer PCB consists of a number of insulating layers, on or between which conductors are applied. The conductive layers can among others be used as the ground and supply planes. Electric components, such as Integrated Circuits, ICs, are mounted and soldered onto one or both sides of the PCBs, for example in vias and connected to each other or to the ground or supply plane through via holes and the said conductors.
- The PCB is normally provided with coupling capacitors, for example to filter interferences that may occur through rapid variations between the ground and supply plane as the result of the operation of ICs. The coupling capacitors are connected between the ground and the supply to the circuits.
- Usually, the decoupling capacitors are buried in the multilayer PCB between the different layers by providing different capacitive layers between the supporting layers of the board. The board can also be provided with a capacitor layer with different capacitances when assembling circuits or other components.
- One problem is to produce capacitive layers with controlled, thin layers.
- It is known to use hard capacitor laminates which are placed in the multilayer constructions to create capacitive planes in which the capacitor is arranged. Also, laminates with very well defined composition and thickness are used, for instance an epoxy/ceramic laminate with 95% ceramics.
- U.S. Pat. No. 5,065,284 describes production of capacitive islands in a PCB for producing decoupling capacitors. A flexible film including cells with high dielectric is used. Each capacitor consists of one or more high capacitive flexible dielectric plates provided with plated surfaces. Each dielectric plate consists of a single layer of multi-layers or a single-layer, separated from each other shivers or pearls with high dielectric constant provided between the laminae. The space between the pearls is filled with an elastic polymer or a binding agent.
- According to U.S. Pat. No. 5,625,528 a monolithic capacitor circuit including several capacitors comprising several layers is produced. The capacitors are isolated from each other through double dielectric constants, three layer laminate and insulation layers, The different layers have different thermal expansion coefficients to give the capacitor circuit a better stability and cracking resistivity.
- EP 545 812 discloses a plastic film to be used in capacitors. The film includes a dielectric layer, which comprises two layers, one of which has a melting temperature different from the melting temperature of the other one. The layers are extruded on each other. This document does not concern the elasticity of the materials used. Neither, the PCBs nor buried components are involved.
- The main object with the present invention is to provide thin layers) preferably dielectric layers making multilayer PCB in a controlled way, in particular when producing buried capacitors or the like.
- Another object of the invention is to shape the dielectric layer, in a multilayer PCBs, between chosen capacitive planes, preferably only where the dielectric is needed,
- Yet another object of the invention is to create a new dielectric for capacitors on multilayer PCBs.
- These tasks have been solved by the initially mentioned component including at least two conductive layers and an intermediate layer. The intermediate layer further consists of at least two layers: at least a first layer and a seconds layer, which at least first layer has more elastic characteristic than the second layer at a certain temperature and/or pressure.
- The intermediate layer is a dielectric layer when producing capacitors. Preferably, the dielectric layer consists of two essentially separate layers: a first layer with lower melting temperature than the other layer.
- When applying at least one of the conducting layers on the dielectric layer, the layer having lower melting temperature moves away and fills empty spaces and unevenness sections, while the other layer maintains a predefined thickness with desired thinness.
- The first layer becomes very thin when it is forced and can adhere the second layer to at least one of the conductive layers. In one embodiment also the second layer has adhesive characteristics.
- In one embodiment the intermediate layer consists of tree separate layers, whereby one layer between two other layers has higher melting temperature than the two other layers, Preferably, the layers with lower melting temperature are of same material and the layer with higher melting temperature holds a controlled minimum thickness. The layers with lower melting temperature are primarily used to fill out unevenness parts and also to adhere different layers, In one embodiment all the intermediate layers are produced as a homogenous film.
- The intermediate layer contains, in one embodiment, very small amount or no amount of material with high dielectric constant. Preferably, the layers in that intermediate layer consist of PTFE (polytetraflourethylene), PFA (perflouroalkoxy) and/or FEP (flourinated ethylene-propylene).
- The electric component, in one embodiment, is a buried capacitor in a multilayer PCB. It may also be a resistor.
- Moreover, the invention refers to a multilayer PCB, which includes a first and a second laminate and a number of layers constituting a buried electric component. The buried component includes a first and a second conductive layer and one intermediate layer consisting of at least two layers. At least one layer at a certain temperature and/or pressure is more elastic than the other layer.
- The present invention will become more fully apparent from the claims and the description as it proceeds in connection with the drawings, in which:
- FIG. 1 shows in a schematic way a cross-section through one part of a first PCB with a buried capacitor, according to the invention.
- FIG. 2 shows in a schematic way a cross-section through a part of a second PCB with a buried capacitor, according to the invention.
- FIG. 3 shows in a schematic way a cross-section through a part of a third buried capacitor, according to the invention.
- FIG. 1 shows an embodiment of a multilayer PCB10 provided with a buried capacitor layer. The PCB consists of a
first substrate 11 and asecond substrate 12. Between thesubstrate layers 11 and 12 a firstconductive layer 13, adielectric layer 14 and aconductive surface 15 are arranged. The conductive layers are intended to be used as capacitor plates, whereby thefirst layer 13 is used as the ground plane while that second one 15 as the signal terminal. - The
dielectric layer 14 consists of two essentiallyseparate layers first layer 16 has a lower melting temperature than that other one 17, which results in that the first layer is more elastic or floating at a certain temperature while the other one maintains its form. - According to the drawing, the
conductive layer 15 under the manufacturing process is pressed towards thedielectric layer 14 after heating, so that thefirst layer 16 with lower melting temperature deforms by floating away while thesecond layer 17 only deforms a little so that it essentially assumes the external form of theconductive layer 15. Accordingly, the second dielectric layer maintains its well-defined thickness and the capacitance between thesurface 15 and theground plane 11 obtains the wanted characteristic. However, a very thin layer of thelayer 16 is remained under the deformed part of thelayer 17 and it can be used to adherelayer 17 to theground plane 11. Here, it is supposed that thelayer 17 also bas partly adhesive chacteristics so that theconductor 15 and thesubstrate 12 can be attached together. - The second embodiment of a
PCB 20 is shown in FIG. 2. Here, the same parts are denoted with the same reference signs as in the example according to FIG. 1. In this case, theground plane 21 is provided withelevations 24, which essentially correspond to thesurface 15. Thelayer 22, which corresponds to thelayer 16 in FIG. 1 is slightly ticker, while thelayer 23 corresponding to layer 17, has slightly smaller thickness. Likewise, the material in thelayer 22 has been pressed away so that the space between thelayer 23 and the ground plane and other unevenness surfaces, which can occur between layers have been filled. - The
entire dielectric layer 14 in a first step can be produced as a homogenous film, which either contains very little or no material at all with high dielectric constant Dk, whereby the plastic characteristics of the film are not changed. This can be the case when lower capacitance (for example up to about 500 pF) or very thin layer, for example down to μm are desired. - FIG. 3 shows a cut trough a
third PCB 30 made according to the invention. ThePCB 30 consists of a lower and an upper insulatingsubstrate upper substrate 31 is preferably provided with a number of via holes, through whichconnections 33 arranged on the PCB are connected by means ofcunductor 34 tocapacitor surface 35. Thedielectric layer 37 consists of threeseparate layers middle layer 39 has higher melting temperature than the twoother layers layers layer 39. - The
conductive layer 35 is pressed in thedielectric layer 37, the different layers of which have been changed in different ways. Thelayers layers layer 39 with higher melting temperature has only been pressed against the ground plane without appreciable change thickness and holds a controlled minimum thickness. The controlled thickness depends on the pressure temperature and the pressure, i.e. the temperature and the pressure, for example when applying thecapacitor surface 35. - The
layers substrates layer 39. However, other adhesive agents can be used. - By producing the dielectric layer of at least three layers preferably with the outer layers of a thermoplastic material with lower melting temperature, these can be guaranteed to “flow”, while the layer with higher melting temperature holds a controlled thickness. As the layers flow, they fill out possible irregularities that can occur between the layers.
- Preferably, the different layer of a thermoplastic material in the dielectric material can consist of PTFE (polytetraflourethylene), PFA (perflouroalkoxy) and/or FEP (fluorinated ethylenepropylene), of which PTFE has the highest melting temperature (about 327° C.). Clearly, other suitable material can be used.
- The thickness of the different layers38-40 can be application dependent, in an embodiment the thickness of each layer range between 5 to 75 μm.
- Obviously, the elasticity of the intermediate layers do not need to dependent only on the melting temperature but can be influenced by different pressure, or combinations of pressure and temperature.
- The technique according to the invention may also be used for production of other buried components, for example resistors, where the intermediate layers can be replaced with conductive or semi-conductive plastics with different melting temperatures and conductivity.
- While we have illustrated and described preferred embodiments of the invention, it is appreciated that several variations and modifications within the scope of the attached the claims can occur.
Claims (20)
1. An electric component, preferably a component buried in a Printed Circuit Board (PCB) including at least two conductive layers and an intermediate layer, wherein the intermediate layer further consists of at least two layers: at least a first layer and a second layer, which at least first layer has more elastic characteristic than the second layer at a certain temperature and/or pressure.
2. The electric component of , wherein said intermediate layer is a dielectric layer.
claim 1
3. The electric component of , wherein said dielectric layer consists of two essentially separate layers: a third layer having lower melting temperature than a fourth layer.
claim 2
4. The electric component of , wherein said third layer having lower melting temperature is pressed away when applying at least one of the conductive layers onto the dielectric layer, while the fourth layer maintains a defined thickness.
claim 3
5. The electric component of , wherein a very thin layer of the first layer attaches the second layer to at least one of the conductive layers.
claim 1
6. The electric component of , wherein the fourth layer is adhesive.
claim 3
7. The electric component of , wherein one of the conductive layers is provided with elevations.
claim 1
8. The electric component of , wherein the intermediate layer consists of three separate layers.
claim 1
9. The electric component of , wherein a fifth layer between a sixth and a seventh layer has higher melting temperature than said sixth and seventh layers.
claim 8
10. The electric component of , wherein the sixth and seventh layers having lower melting temperature consist of same material.
claim 8
11. The electric component of , wherein the fifth layer with higher melting temperature holds a controlled minimum thickness.
claim 9
12. The electric component of , wherein said sixth and seventh layers with lower melting temperature are essentially used to fill empty spaces and unevenness parts and also to adhere different layers.
claim 8
13. The electric component of , wherein entire said intermediate layer is a homogenous film.
claim 1
14. The electric component of , wherein the intermediate layer contains very small amount of or no amount of material with high dielectric constant.
claim 1
15. The electric component of , wherein the layers of the intermediate layer consist of PTFE (polytetraflourethylene), PFA (perflouroalkoxy) and/or FEP (flourinated ethylenepropylene).
claim 1
16. The electric component of , wherein it is a buried capacitor in a multilayer PCB.
claim 1
17. The electric component of , wherein the intermediate layer has resistive characteristics.
claim 1
18. A multilayer printed circuit board including a first and a second laminate and a number of layers comprising a buried electric component, wherein the buried component includes at least two conductive layers and an intermediate layer consisting of at least two layers, at least a first layer and a second layer, which at least first layer has more elastic characteristic than the second layer at a certain temperature and/or pressure.
19. The multilayer PCB according to , wherein the intermediate layer is dielectric.
claim 18
20. The multilayer PCB according to , wherein the intermediate layer has resistive characteristics.
claim 18
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9802157A SE513875C2 (en) | 1998-06-15 | 1998-06-15 | Electrical component and a multilayer circuit board |
SE9802157 | 1998-06-15 | ||
SE9802157-9 | 1998-06-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010011606A1 true US20010011606A1 (en) | 2001-08-09 |
US6421225B2 US6421225B2 (en) | 2002-07-16 |
Family
ID=20411738
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/333,880 Expired - Lifetime US6421225B2 (en) | 1998-06-15 | 1999-06-15 | Electric component |
Country Status (6)
Country | Link |
---|---|
US (1) | US6421225B2 (en) |
EP (1) | EP1095385B1 (en) |
AU (1) | AU4813999A (en) |
DE (1) | DE69926896T2 (en) |
SE (1) | SE513875C2 (en) |
WO (1) | WO1999066518A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030213615A1 (en) * | 2002-05-16 | 2003-11-20 | Mitsubishi Denki Kabushiki Kaisha | Wiring board, fabrication method of wiring board, and semiconductor device |
US20060011376A1 (en) * | 2004-07-16 | 2006-01-19 | General Electric Company | Multi-axial electrically conductive cable with multi-layered core and method of manufacture and use |
US20190021177A1 (en) * | 2017-07-15 | 2019-01-17 | Sanmina Corporation | Ultra thin dielectric printed circuit boards with thin laminates and method of manufacturing thereof |
US10372213B2 (en) * | 2016-09-20 | 2019-08-06 | Facebook Technologies, Llc | Composite ribbon in a virtual reality device |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1990832A3 (en) * | 2000-02-25 | 2010-09-29 | Ibiden Co., Ltd. | Multilayer printed circuit board and multilayer printed circuit board manufacturing method |
CN100539106C (en) | 2000-09-25 | 2009-09-09 | 揖斐电株式会社 | Semiconductor element and manufacture method thereof, multilayer printed-wiring board and manufacture method thereof |
US7260890B2 (en) * | 2002-06-26 | 2007-08-28 | Georgia Tech Research Corporation | Methods for fabricating three-dimensional all organic interconnect structures |
US6900708B2 (en) * | 2002-06-26 | 2005-05-31 | Georgia Tech Research Corporation | Integrated passive devices fabricated utilizing multi-layer, organic laminates |
US6987307B2 (en) * | 2002-06-26 | 2006-01-17 | Georgia Tech Research Corporation | Stand-alone organic-based passive devices |
US7489914B2 (en) * | 2003-03-28 | 2009-02-10 | Georgia Tech Research Corporation | Multi-band RF transceiver with passive reuse in organic substrates |
US7054599B2 (en) * | 2003-05-08 | 2006-05-30 | Lockheed Martin Corporation | High density interconnect structure for use on software defined radio |
TWI314745B (en) * | 2004-02-02 | 2009-09-11 | Ind Tech Res Inst | Method and apparatus of non-symmetrical electrode of build-in capacitor |
US8345433B2 (en) * | 2004-07-08 | 2013-01-01 | Avx Corporation | Heterogeneous organic laminate stack ups for high frequency applications |
JP2007142109A (en) * | 2005-11-17 | 2007-06-07 | Tdk Corp | Electronic part |
US7439840B2 (en) | 2006-06-27 | 2008-10-21 | Jacket Micro Devices, Inc. | Methods and apparatuses for high-performing multi-layer inductors |
US7808434B2 (en) * | 2006-08-09 | 2010-10-05 | Avx Corporation | Systems and methods for integrated antennae structures in multilayer organic-based printed circuit devices |
US7989895B2 (en) | 2006-11-15 | 2011-08-02 | Avx Corporation | Integration using package stacking with multi-layer organic substrates |
US8325461B2 (en) * | 2008-08-08 | 2012-12-04 | Hamilton Sundstrand Corporation | Printed wiring board feed-through capacitor |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL267988A (en) * | 1960-08-15 | 1900-01-01 | ||
US3886415A (en) * | 1968-04-01 | 1975-05-27 | Itek Corp | Capacitor with photo-conductive dielectric |
US3806775A (en) * | 1971-10-19 | 1974-04-23 | Du Pont | Polyolefin capacitor construction |
US3778689A (en) * | 1972-05-22 | 1973-12-11 | Hewlett Packard Co | Thin film capacitors and method for manufacture |
JPS6040383B2 (en) * | 1978-07-05 | 1985-09-10 | 東レ株式会社 | Polypropylene composite biaxially stretched film |
DE2851557C2 (en) | 1978-11-29 | 1982-04-01 | Hoechst Ag, 6000 Frankfurt | Biaxially stretched polypropylene composite film for use as an electrical insulating film |
JPS60214941A (en) * | 1984-04-10 | 1985-10-28 | 株式会社 潤工社 | Printed substrate |
US5065253A (en) | 1987-12-25 | 1991-11-12 | Pioneer Electronic Corporation | Disk player with disk tilt or pickup position responsive noise reduction |
US5065284A (en) | 1988-08-01 | 1991-11-12 | Rogers Corporation | Multilayer printed wiring board |
JP3019541B2 (en) * | 1990-11-22 | 2000-03-13 | 株式会社村田製作所 | Wiring board with built-in capacitor and method of manufacturing the same |
FR2684333B1 (en) * | 1991-12-03 | 1999-07-16 | Bollore Technologies | TWO-STRETCH TWO-LAYER PLASTIC FILM. |
US5800575A (en) * | 1992-04-06 | 1998-09-01 | Zycon Corporation | In situ method of forming a bypass capacitor element internally within a capacitive PCB |
US5625528A (en) | 1992-10-21 | 1997-04-29 | Devoe; Daniel F. | Monolithic, buried-substrate, ceramic multiple capacitors isolated, one to the next, by dual-dielectric-constant, three-layer-laminate isolation layers |
US5625655A (en) | 1994-07-29 | 1997-04-29 | Combustion Engineering, Inc. | Fuel transfer tube quick operating remote closure device |
US5796587A (en) | 1996-06-12 | 1998-08-18 | International Business Machines Corporation | Printed circut board with embedded decoupling capacitance and method for producing same |
-
1998
- 1998-06-15 SE SE9802157A patent/SE513875C2/en unknown
-
1999
- 1999-06-15 WO PCT/SE1999/001063 patent/WO1999066518A1/en active IP Right Grant
- 1999-06-15 DE DE69926896T patent/DE69926896T2/en not_active Expired - Lifetime
- 1999-06-15 EP EP99931703A patent/EP1095385B1/en not_active Expired - Lifetime
- 1999-06-15 US US09/333,880 patent/US6421225B2/en not_active Expired - Lifetime
- 1999-06-15 AU AU48139/99A patent/AU4813999A/en not_active Abandoned
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030213615A1 (en) * | 2002-05-16 | 2003-11-20 | Mitsubishi Denki Kabushiki Kaisha | Wiring board, fabrication method of wiring board, and semiconductor device |
US7038143B2 (en) | 2002-05-16 | 2006-05-02 | Mitsubishi Denki Kabushiki Kaisha | Wiring board, fabrication method of wiring board, and semiconductor device |
US20060011376A1 (en) * | 2004-07-16 | 2006-01-19 | General Electric Company | Multi-axial electrically conductive cable with multi-layered core and method of manufacture and use |
US10372213B2 (en) * | 2016-09-20 | 2019-08-06 | Facebook Technologies, Llc | Composite ribbon in a virtual reality device |
US20190021177A1 (en) * | 2017-07-15 | 2019-01-17 | Sanmina Corporation | Ultra thin dielectric printed circuit boards with thin laminates and method of manufacturing thereof |
US10993333B2 (en) * | 2017-07-15 | 2021-04-27 | Sanmina Corporation | Methods of manufacturing ultra thin dielectric printed circuit boards with thin laminates |
US20210243903A1 (en) * | 2017-07-15 | 2021-08-05 | Sanmina Corporation | Ultra thin dielectric printed circuit boards with thin laminates and method of manufacturing thereof |
Also Published As
Publication number | Publication date |
---|---|
SE513875C2 (en) | 2000-11-20 |
SE9802157L (en) | 1999-12-16 |
DE69926896T2 (en) | 2006-03-30 |
SE9802157D0 (en) | 1998-06-15 |
WO1999066518A1 (en) | 1999-12-23 |
EP1095385B1 (en) | 2005-08-24 |
EP1095385A1 (en) | 2001-05-02 |
AU4813999A (en) | 2000-01-05 |
DE69926896D1 (en) | 2005-09-29 |
US6421225B2 (en) | 2002-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6421225B2 (en) | Electric component | |
US4496793A (en) | Multi-layer metal core circuit board laminate with a controlled thermal coefficient of expansion | |
US5428499A (en) | Printed circuit board having integrated decoupling capacitive core with discrete elements | |
US4522667A (en) | Method for making multi-layer metal core circuit board laminate with a controlled thermal coefficient of expansion | |
US6021050A (en) | Printed circuit boards with integrated passive components and method for making same | |
US20050156906A1 (en) | Capacitive touchpad and method for forming the same | |
US5914649A (en) | Chip fuse and process for production thereof | |
US6429114B1 (en) | Method for fabricating a multilayer ceramic substrate | |
US5191174A (en) | High density circuit board and method of making same | |
US5073840A (en) | Circuit board with coated metal support structure and method for making same | |
US5061548A (en) | Ceramic filled fluoropolymeric composite material | |
WO1986002204A1 (en) | Adhesive electrical interconnecting means | |
US5569488A (en) | Method of making multi-dielectric laminates | |
JP2006121088A (en) | Capacitive resistance device, printed circuit board incorporated with such device, and method of manufacturing the same | |
EP1648207B1 (en) | Capacitive/Resistive devices, high dielectric constant organic dielectric laminates and printed wiring boards incorporating such devices, and methods of making thereof | |
CN100558222C (en) | Multiwiring board and manufacture method thereof | |
US7813141B2 (en) | Capacitive/resistive devices, organic dielectric laminates and printed wiring boards incorporating such devices, and methods of making thereof | |
JPH03147388A (en) | Injection molding printed circuit | |
US7049929B1 (en) | Resistor process | |
CN103766011A (en) | Die press process for manufacturing a z-directed component for a printed circuit board | |
GB2080729A (en) | A multi-layer metal core circuit board laminate with a controlled thermal coefficient of expansion and method for making same. | |
US5763060A (en) | Printed wiring board | |
CN103765553A (en) | Screening process for manufacturing a Z-directed component for a printed circuit board | |
JPH1093246A (en) | Multilayer wiring board | |
CN105188254B (en) | Ten laminates of HDI change structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TELEFONAKTIEBOLAGET LM ERICSSON, SWEDEN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BERGSTEDT, LEIF;REEL/FRAME:010049/0660 Effective date: 19990509 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |