US11916008B2 - Chip-on-film packaging structure and chip-on-film packaging method - Google Patents
Chip-on-film packaging structure and chip-on-film packaging method Download PDFInfo
- Publication number
- US11916008B2 US11916008B2 US17/261,756 US202017261756A US11916008B2 US 11916008 B2 US11916008 B2 US 11916008B2 US 202017261756 A US202017261756 A US 202017261756A US 11916008 B2 US11916008 B2 US 11916008B2
- Authority
- US
- United States
- Prior art keywords
- chip
- groove
- flexible substrate
- bonding pad
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 64
- 238000000034 method Methods 0.000 title claims abstract description 43
- 239000000758 substrate Substances 0.000 claims abstract description 102
- 230000002093 peripheral effect Effects 0.000 claims abstract description 7
- 238000005530 etching Methods 0.000 claims description 11
- 238000000206 photolithography Methods 0.000 claims description 10
- 239000000565 sealant Substances 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 6
- 238000013461 design Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/4985—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/32227—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
Definitions
- the present invention is related to the field of chip bonding technology, and specifically, to a chip-on-film packaging structure and a chip-on-film packaging method.
- a traditional display screen its chip is bonded on a glass substrate at a bezel of the display screen by a chip-on-glass (COG) packaging method.
- COG chip-on-glass
- a chip-on-film (COF) packaging method plays an important role in a narrow bezel display screen.
- the COF packaging method bonds a chip of the display screen to a flexible substrate of the display screen, which not only has advantages of the COG packaging method, but also can further reduce a bezel width of the display screen.
- a design of a traditional COF packaging method increases an overall thickness of the flexible substrate and the chip, which is not conducive to an internal space arrangement of the electronic device. Meanwhile, a configuration of bonding a rigid chip on the flexible substrate causes risks of water vapor interference and a chip displacement on a side of the chip.
- the present invention provides a chip-on-film (COF) packaging structure.
- the COF packaging structure includes: a flexible substrate including a first groove provided on a first surface of the flexible substrate, a protrusion provided in the first groove, and a substrate bonding pad disposed in the first groove; and a chip including a second groove provided on a second surface of the chip, and a chip bonding pad disposed on the second surface and corresponding to the substrate bonding pad.
- the first groove of the flexible substrate is matched with a peripheral shape of the chip, and the second groove is matched with the protrusion of the first groove to embed the chip in the flexible substrate.
- the chip bonding pad is electrically connected to the substrate bonding pad.
- a shape of the protrusion of the first groove includes a columnar shape or an embankment shape.
- the protrusion of the first groove is provided at a corner or an edge of the first groove.
- a depth of the first groove ranges from 10 microns to 100 microns.
- a gap between the chip and the first groove of the flexible substrate ranges from 10 microns to 30 microns.
- a gap between the chip and the first groove of the flexible substrate is filled with a sealant.
- the chip bonding pad is electrically connected to the substrate bonding pad through an anisotropic conductive film.
- the first groove of the flexible substrate is formed by etching through a photolithography process.
- the second groove of the chip is formed by etching through a photolithography process.
- the present further provides a chip-on-film (COF) packaging method.
- COF packaging method includes steps of:
- the COF packaging method of the present invention further includes a step of:
- step S20 further includes a step of:
- step S20 the protrusion of the first groove is formed in a columnar shape or an embankment shape.
- step S20 the protrusion of the first groove is formed at a corner or an edge of the first groove.
- step S40 further includes a step of:
- step S60 further includes a step of:
- a depth of the first groove ranges from 10 microns to 100 microns.
- a gap between the chip and the first groove of the flexible substrate ranges from 10 microns to 30 microns.
- the COF packaging structure and the COF packaging method provided by the present invention can reduce an overall thickness of a traditional COF packaging structure, increase a tightness of bonding between the chip and the flexible substrate, and strengthen a stability of the bonding between the chip and the flexible substrate.
- FIG. 1 is a schematic diagram of a structure of a flexible substrate of the present invention.
- FIG. 2 is a schematic diagram of a structure of a chip of the present invention.
- FIG. 3 is an enlarged view of a cross-section A-A in FIG. 1 .
- FIG. 4 is an enlarged view of a cross-section B-B in FIG. 2 .
- FIG. 5 is a schematic diagram of a chip-on-film packaging structure of the present invention.
- a display panel and an electronic device motherboard are usually connected by a flexible substrate, and a chip is directly bonded on the flexible substrate.
- the present invention addresses disadvantages of the traditional COF packaging structure.
- FIG. 1 is a schematic diagram of a structure of a flexible substrate 100 of the present invention.
- FIG. 2 is a schematic diagram of a structure of a chip 200 of the present invention.
- a main surface of the flexible substrate 100 is a first surface 110 .
- a main surface of the chip 200 is a second surface 210 .
- the flexible substrate 100 is a film, and the film and the chip 200 disposed on the film form a COF packaging structure.
- the first surface 110 of the flexible substrate 100 is etched by a photolithography process to form a first groove 120 that matches a periphery shape of the chip 200 .
- a periphery shape of the first groove 120 can be adjusted through a design of a mask, and a depth D of the first groove 120 can be adjusted through an etching time or processes.
- the first groove 120 is provided with a protrusion 121 .
- a height of the protrusion 121 is less than a depth of the first groove 120 .
- four columnar protrusions 121 arranged at four corners of the first groove 120 are taken as an example for illustration.
- a shape of the protrusions 121 is not limited to a columnar shape, and can be a long dike shape.
- the protrusions 121 are not limited to an even numbered arrangement or a symmetrical arrangement at corners or edges of the first groove 120 . An actual implementation is not limited to this embodiment of the present invention.
- the mask is designed according to requirements, and the four protrusions 121 are regions of the flexible substrate 100 that are not etched.
- second grooves 221 matching with the protrusions 121 of the flexible substrate 100 are also etched by the photolithography process.
- the chip 200 can be embedded in the flexible substrate 100 .
- the first groove 120 of the flexible substrate 100 is further provided with a substrate bonding pad 122
- the second surface 210 of the chip 200 is also provided with a chip bonding pad 222 corresponding to the substrate bonding pad 122
- the substrate bonding pad 122 is configured as a circuit pin in the flexible substrate 100 to electrically connect to the chip bonding pad 222 of the chip 200 .
- the substrate bonding pad 122 is disposed on a bottom of the first groove 120 and spaced with the protrusion 121 .
- the chip bonding pad 222 is disposed outside the second groove 221 .
- the depth D of the first groove 120 where the flexible substrate 100 is etched ranges from 10 micrometers ( ⁇ m) to 100 ⁇ m. Through calculations and experiments of the inventor, the depth D in this range can achieve an effect of thinning the flexible substrate 100 without affecting a material strength of the flexible substrate 100 .
- FIG. 4 is an enlarged view of a cross-section B-B in FIG. 2 .
- the second grooves 221 are formed by cutting out the body of the chip 200 , and a configuration of the second grooves 221 must be adjusted according to a design of an integrated circuit (not shown) inside the chip 200 so as to not affect a normal operation of the chip 200 .
- FIG. 5 is a schematic diagram of the COF packaging structure of the present invention.
- the protrusions 121 of the first groove 120 can serve a purpose of positioning and limiting the chip 200 .
- the second groove 221 of the chip 200 is correspondingly embedded in the protrusions 121 of the first groove 120 .
- An anisotropic conductive film (ACF) 300 is attached between the chip bonding pad 222 of the chip 200 and the substrate bonding pad 122 of the flexible substrate 100 .
- the flexible substrate 100 and the chip 200 are effectively bonded to each other through the ACF 300 .
- the first groove 120 of the flexible substrate 100 matches the periphery shape of the chip 200 , and the two are in clearance fit.
- the peripheral shape of the first groove 120 is configured to be approximately slightly larger than the peripheral shape of the chip 200 with a gap G between the chip 200 and a side wall of the first groove 120 .
- the gap G ranges from 10 ⁇ m to 30 ⁇ m. Through calculations and experiments of the inventor, the gap G in this range can not only achieve a bendable characteristic of the flexible substrate 100 , but also does not affect an offset or misalignment of bonding between the flexible substrate 100 and the chip 200 .
- the gap G between the chip 200 and the first groove 120 of the flexible substrate 100 is filled with a sealant 400 to protect a tightness of the bonding.
- the COF packaging structure and the COF packaging method provided by the present invention can greatly reduce an overall thickness T of the COF packaging structure by about 10 ⁇ m to 100 ⁇ m.
- a stability of the bonding between the chip 200 and the flexible substrate 100 can be enhanced by matching the second groove 221 of the chip 200 with the protrusion 121 of the first groove 120 of the flexible substrate 100 .
- the gap G between the chip 200 and the first groove 120 of the flexible substrate 100 is filled with the sealant 400 , which can enhance the tightness of the bonding between the chip 200 and the flexible substrate 100 .
Abstract
Description
-
- step S10: providing a flexible substrate and a chip;
- step S20: forming a first groove on a first surface of the flexible substrate, wherein the first groove is matched with a peripheral shape of the chip, and the first groove is provided with a protrusion;
- step S30: disposing a substrate bonding pad in the first groove of the flexible substrate;
- step S40: forming a second groove on a second surface of the chip matched with the protrusion of the first groove;
- step S50: disposing a chip boding pad on the second surface of the chip corresponding to the substrate bonding pad; and
- step S60: embedding the chip in the flexible substrate and electrically connecting the chip bonding pad and the substrate bonding pad.
-
- step S70: filling a gap between the chip and the first groove of the flexible substrate with a sealant.
-
- step S21: etching the first surface of the flexible substrate to form the first groove through a photolithography process.
-
- step S41: etching the second surface of the chip to form the second groove through a photolithography process.
-
- step S61: attaching an anisotropic conductive film between the chip bonding pad and the substrate bonding pad to electrically connected the chip bonding pad and the substrate bonding pad.
Claims (17)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010842783.3A CN112038322B (en) | 2020-08-20 | 2020-08-20 | Chip-on-film package structure and chip-on-film packaging method |
CN202010842783.3 | 2020-08-20 | ||
PCT/CN2020/113231 WO2022036763A1 (en) | 2020-08-20 | 2020-09-03 | Chip-on-film packaging structure and chip-on-film packaging method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20220199496A1 US20220199496A1 (en) | 2022-06-23 |
US11916008B2 true US11916008B2 (en) | 2024-02-27 |
Family
ID=73579916
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/261,756 Active 2041-09-22 US11916008B2 (en) | 2020-08-20 | 2020-09-03 | Chip-on-film packaging structure and chip-on-film packaging method |
Country Status (3)
Country | Link |
---|---|
US (1) | US11916008B2 (en) |
CN (1) | CN112038322B (en) |
WO (1) | WO2022036763A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113990830B (en) * | 2021-12-29 | 2022-04-12 | 深圳市思坦科技有限公司 | Package structure and method for manufacturing package structure |
CN114743464B (en) * | 2022-05-20 | 2023-11-28 | 昆山国显光电有限公司 | Driving module and display device |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6495914B1 (en) * | 1997-08-19 | 2002-12-17 | Hitachi, Ltd. | Multi-chip module structure having conductive blocks to provide electrical connection between conductors on first and second sides of a conductive base substrate |
US6734535B1 (en) * | 1999-05-14 | 2004-05-11 | Seiko Epson Corporation | Semiconductor device, method of manufacture thereof, circuit board, and electronic instrument |
CN1532921A (en) | 2003-03-26 | 2004-09-29 | 矽品精密工业股份有限公司 | Semiconductor package part with radiation fin |
US6838758B1 (en) | 2000-05-10 | 2005-01-04 | Advanced Micro Devices, Inc. | Package and method for making an underfilled integrated circuit |
CN101295682A (en) | 2007-04-25 | 2008-10-29 | 群康科技(深圳)有限公司 | Thin film flip-chip encapsulation structure |
CN101483158A (en) | 2008-01-07 | 2009-07-15 | 瑞鼎科技股份有限公司 | Chip, chip manufacturing method and chip encapsulation construction |
US20140264860A1 (en) | 2013-03-12 | 2014-09-18 | Jung-Chi HSIEN | Rectifier diode |
CN110379312A (en) | 2019-07-23 | 2019-10-25 | 昆山国显光电有限公司 | A kind of display device and display equipment |
CN111370336A (en) | 2020-03-12 | 2020-07-03 | 浙江大学 | Packaging method for placing groove chip |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102142402B (en) * | 2010-02-02 | 2013-02-13 | 力成科技股份有限公司 | Flip-chip construction maintaining solder positioning |
CN109003998A (en) * | 2018-06-25 | 2018-12-14 | 云谷(固安)科技有限公司 | A kind of flexible display panels and flexible display apparatus |
-
2020
- 2020-08-20 CN CN202010842783.3A patent/CN112038322B/en active Active
- 2020-09-03 US US17/261,756 patent/US11916008B2/en active Active
- 2020-09-03 WO PCT/CN2020/113231 patent/WO2022036763A1/en active Application Filing
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6495914B1 (en) * | 1997-08-19 | 2002-12-17 | Hitachi, Ltd. | Multi-chip module structure having conductive blocks to provide electrical connection between conductors on first and second sides of a conductive base substrate |
US6734535B1 (en) * | 1999-05-14 | 2004-05-11 | Seiko Epson Corporation | Semiconductor device, method of manufacture thereof, circuit board, and electronic instrument |
US6838758B1 (en) | 2000-05-10 | 2005-01-04 | Advanced Micro Devices, Inc. | Package and method for making an underfilled integrated circuit |
CN1532921A (en) | 2003-03-26 | 2004-09-29 | 矽品精密工业股份有限公司 | Semiconductor package part with radiation fin |
CN101295682A (en) | 2007-04-25 | 2008-10-29 | 群康科技(深圳)有限公司 | Thin film flip-chip encapsulation structure |
CN101483158A (en) | 2008-01-07 | 2009-07-15 | 瑞鼎科技股份有限公司 | Chip, chip manufacturing method and chip encapsulation construction |
US20140264860A1 (en) | 2013-03-12 | 2014-09-18 | Jung-Chi HSIEN | Rectifier diode |
CN110379312A (en) | 2019-07-23 | 2019-10-25 | 昆山国显光电有限公司 | A kind of display device and display equipment |
CN111370336A (en) | 2020-03-12 | 2020-07-03 | 浙江大学 | Packaging method for placing groove chip |
Also Published As
Publication number | Publication date |
---|---|
US20220199496A1 (en) | 2022-06-23 |
WO2022036763A1 (en) | 2022-02-24 |
CN112038322B (en) | 2022-02-22 |
CN112038322A (en) | 2020-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11852923B2 (en) | Liquid crystal display device | |
US11126044B1 (en) | Display device comprising a flip chip film connected to a connecting surface of a plurality of bonding pins and manufacturing method thereof | |
US11916008B2 (en) | Chip-on-film packaging structure and chip-on-film packaging method | |
US9941261B2 (en) | Display device | |
KR100829276B1 (en) | Liquid crystal display device and its manufacturing method | |
US7459753B2 (en) | Electro-optical device, method for manufacturing electro-optical device, and electronic apparatus | |
KR102439841B1 (en) | Liquid crystal display device | |
TW561301B (en) | Electro-optical device and electronic apparatus | |
WO2022100335A1 (en) | Display screen and electronic device | |
JP2009031362A (en) | Wiring board, its manufacturing method, and display device | |
JP2009300854A (en) | Liquid crystal display panel, electronic equipment and display panel | |
CN107092394B (en) | Touch substrate, manufacturing method thereof and touch screen | |
JP2008046446A (en) | Electro-optical device, electronic apparatus and method for electro-optical device | |
JP5948777B2 (en) | Liquid crystal device, method for manufacturing liquid crystal device, and electronic apparatus | |
CN114509902B (en) | Array substrate, preparation method thereof, display panel and display device | |
US11537011B2 (en) | Display device | |
CN111882989B (en) | Display panel and display device | |
JP2011002609A (en) | In-plane switching mode liquid crystal display device | |
JP4368774B2 (en) | Liquid crystal display | |
KR20000074548A (en) | Liquid Crystal Display Device And Fabricating Method Thereof | |
US11825600B2 (en) | Printed circuit board, display device, and manufacturing method of display device | |
WO2022246702A1 (en) | Display substrate, display panel, and display device | |
WO2019214094A1 (en) | Oled display structure and oled display screen | |
KR100329006B1 (en) | Liquid Crystal Display Device and Fabrication Method Thereof | |
US20220093897A1 (en) | Display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD., ISRAEL Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, YICHENG;WEN, HONG;REEL/FRAME:054969/0805 Effective date: 20210118 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
AS | Assignment |
Owner name: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE ADDRESS PREVIOUSLY RECORDED AT REEL: 054969 FRAME: 0805. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNORS:CHEN, YICHENG;WEN, HONG;REEL/FRAME:066359/0708 Effective date: 20210118 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |