US10884052B2 - Test system for checking electronic connections - Google Patents

Test system for checking electronic connections Download PDF

Info

Publication number
US10884052B2
US10884052B2 US16/321,984 US201716321984A US10884052B2 US 10884052 B2 US10884052 B2 US 10884052B2 US 201716321984 A US201716321984 A US 201716321984A US 10884052 B2 US10884052 B2 US 10884052B2
Authority
US
United States
Prior art keywords
circuit board
test
test system
temperature measurement
electronic components
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/321,984
Other languages
English (en)
Other versions
US20190257877A1 (en
Inventor
Thomas Böhler
Matthias Brudermann
Christoph Werle
Markus Wucher
Daniel Kollmer
Ludovic Adam
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Endress and Hauser Flowtec AG
Original Assignee
Endress and Hauser Flowtec AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Endress and Hauser Flowtec AG filed Critical Endress and Hauser Flowtec AG
Assigned to ENDRESS+HAUSER FLOWTEC AG reassignment ENDRESS+HAUSER FLOWTEC AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: Adam, Ludovic, BRUDERMANN, MATTHIAS, KOLLMER, Daniel, WERLE, Christoph, WUCHER, MARKUS, Böhler, Thomas
Publication of US20190257877A1 publication Critical patent/US20190257877A1/en
Application granted granted Critical
Publication of US10884052B2 publication Critical patent/US10884052B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/281Specific types of tests or tests for a specific type of fault, e.g. thermal mapping, shorts testing
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/2806Apparatus therefor, e.g. test stations, drivers, analysers, conveyors
    • G01R31/2808Holding, conveying or contacting devices, e.g. test adapters, edge connectors, extender boards
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/50Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
    • G01R31/66Testing of connections, e.g. of plugs or non-disconnectable joints
    • G01R31/70Testing of connections between components and printed circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K5/00Casings, cabinets or drawers for electric apparatus
    • H05K5/0026Casings, cabinets or drawers for electric apparatus provided with connectors and printed circuit boards [PCB], e.g. automotive electronic control units
    • H05K5/0069Casings, cabinets or drawers for electric apparatus provided with connectors and printed circuit boards [PCB], e.g. automotive electronic control units having connector relating features for connecting the connector pins with the PCB or for mounting the connector body with the housing

Definitions

  • the present invention relates to a test system according to the preamble of claim 1 .
  • EP 0 633 478 A2 discloses a test system for checking electronic connections of electronic assemblies, including a circuit board to be tested.
  • the electrodes are guidable by articulations and/or robot arms to the circuit board and ascertain, e.g., by resistance measurement, whether a solder connection is correctly positioned and whether an electrical connection of the electronic assemblies of the circuit board can occur via said solder connection.
  • the electrical contact is tested by resistance measurement. Excessive heat development on the surface of the circuit board may occur due to mispositioning due to faulty equipment or other reasons.
  • the present invention solves this problem by a test system having the features of claim 1 .
  • a test system according to the invention for checking electronic connections, in particular soldered connections, between electronic assemblies with a circuit board to be checked or tested, can advantageously be performed by resistance measurement.
  • the test system has a temperature measurement device for measuring the temperature of electrical connections and/or for determining characteristic thermal values of electrical connections, e.g., of solder joints, of a circuit board or components on a circuit board. By means of this temperature measurement, a redundancy check of the electrical connection of the components to the circuit board can take place in one test in a time-efficient manner and in a space-saving configuration, and the components can be checked.
  • a test system can perform several checks simultaneously, generating savings in both time and space.
  • the temperature measuring device is advantageously arranged movably in at least two spatial directions, preferably in three spatial directions, within a housing of the test system.
  • the circuit board to be tested can be analyzed area by area with the temperature-measuring device, which allows a more accurate determination.
  • the temperature measurement can be carried out by a thermography system, in particular by an infrared camera.
  • the test system can also have a communication interface with at least three electrically-conductive contact tips, which enable a data exchange with the data memory of the circuit board to be tested by making contact with a contact arrangement on the circuit board with several, especially metallic, contact positions or areas, wherein the data exchange happens according to a communication protocol.
  • a differential data feed can advantageously take place to the circuit board to be tested via at least two of the contact tips, and via at least two further contact tips, a differential data return can take place to the circuit board.
  • the communication interface and the temperature measurement device can be permanently connected to a test module, for example, a circuit board of the test module, wherein the test module is movably arranged in at least two spatial directions in the housing of the test system.
  • the temperature measurement device may advantageously be arranged to be movable in at least one spatial direction relative to the test module, so that the temperature measurement device, e.g., for a particularly accurate measurement, can be moved from the test module to be tested on the circuit board.
  • the test system can advantageously have a data memory on which data sets are stored with regard to at least one permissible temperature scale of individual components and/or subregions of a circuit board for comparison with the determined temperature and/or heat values of the components of the circuit board.
  • test board has a sensor device, in particular a camera or a barcode scanner, for recognizing an identification feature of the circuit board to be tested, in particular a barcode, serial number or QR code, wherein the test system uses the identification feature to retrieve a permissible temperature profile for this board type.
  • the test system can have a current and/or voltage source, and optionally also with control characteristics, for supplying energy to the temperature measurement device, wherein the current and/or voltage source is firmly connected to the temperature measurement device and movably arranged in at least two spatial directions within the housing of the test system.
  • the test system in particular the test board, may have at least one tool component for repairing electrical connections on or at the circuit board, the tool component being controlled on the basis of measured values determined by means of a temperature measurement device.
  • a detected defect can be corrected directly in situ.
  • the test module may have a transformer module with a transformer, with which a galvanic isolation to the communication module on the circuit board to be tested is realized and which ensures an adaptation in the sense of an Ethernet connection, in particular regardless of whether or not there is another electrical connection to an Ethernet socket with the communication module.
  • FIG. 1 is a schematic representation of an axially driven test system according to the invention for testing electronic circuit boards
  • FIG. 2 is a schematic representation of a test module as part of the test system according to the invention.
  • FIG. 3 is a schematic representation of a production line for producing a circuit board with A test system 1 according to the invention integrated in the production line;
  • FIG. 4 is a schematic representation of a first variant of a communication interface as part of the test system according to the invention.
  • FIG. 5 is a schematic representation of a second variant of a communication interface as part of the test system according to the invention.
  • FIG. 6 a is a schematic representation of a contacting arrangement of a circuit board for data exchange with a communication interface of a test system
  • FIG. 6 b is a schematic representation of a holding apparatus for extending and retracting contact tips of the communication interface
  • FIG. 7 is a schematic representation of a second contacting arrangement on a circuit board for data exchange with a communication interface of a test system
  • FIG. 8 is a schematic bottom view of the second variant of a communication interface of the test system according to the invention, according to FIG. 5 ;
  • FIG. 9 is a circuit diagram of an arrangement of several components of a test module with communication interface of the test system according to the invention.
  • FIG. 10 is a schematic representation of a circuit diagram of an LDO voltage source with the test module
  • FIG. 11 is a schematic representation of a transformer module for Ethernet communication
  • FIG. 12 is a schematic representation of a rotating communication interface
  • FIG. 13 is a schematic representation of an implementation with different communication protocols.
  • test systems for testing electronic circuit boards serve to test the functioning of individual electronic components, which are arranged on the circuit board and soldered to it. Furthermore, a corresponding test system serves to test the electrical connections between the electronic components or of the electronic components with each other and with the conductor tracks of the circuit board.
  • FIG. 1 shows a test system 1 according to the invention for testing electronic circuit boards, wherein a respective circuit board 6 to be tested has a number of integrated circuits 8 on the upper side 6 a of the circuit board 6 .
  • At least a pin-shaped test tip 2 preferably several pin-shaped test tips 2 , are introduced by the test system 1 above the circuit board to be tested. These test tips may preferably be formed as electrodes.
  • the leading of the test tip or test tips can be effected, for example, by robot arms 3 which are located above the circuit board to be tested 6 , which are freely movable in the x-, y- and z-plane, e.g., by movable telescopic arms or by x, y, and z linear motorized articulated arms, to or away from contact points 7 of the circuit board. Resistance values can be determined at these contact points 7 .
  • the robot arms 3 can, for example, be embodied as a linearly guided carriage, which has one or more joints, so that the pin-shaped test tips 2 are guidable to the circuit board from above or along a plurality of axes.
  • test module 4 Arranged beneath the circuit board 6 to be tested is a test module 4 , which is part of the test system 1 and is movable toward an underside 6 b of the circuit board 6 .
  • Test module 4 is, thus, arranged analogously movable in the x-, y-, and z-directions relative to the circuit board 6 .
  • This is enabled, e.g., in the x- and y-directions by linear guiding, e.g., by linearly guided slide tracks, thus e.g., so-called linear tables. This can occur especially by a roller-, chain- or cable pull guiding.
  • x- and y-linear guide is then movable in the z-direction, which is perpendicularly to the plane of the circuit board 6 , by a robot arm or other linear guide.
  • the circuit board 6 can also be arranged movably relative to the test module 4 and/or the pin-shaped test tips 2 .
  • the test system 1 includes a holder movable at least in the x- and y-directions, and optionally, also in the z-direction, e.g., by a height adjustable, linear table.
  • Test module 4 can, thus, be brought towards the circuit board 6 from below. Differently from the case of the individual test needles guided from above for testing the electrical integration of the electronic components with the circuit board 6 , the test module performs a test of the functional test, e.g., the data transmission of a communication module 9 of the circuit board 6 .
  • Test module 4 includes a communication interface 5 for communication with the communication module 9 of the circuit board 6 to be tested.
  • the test system 1 can be used to program a data memory 10 arranged on the circuit board 6 to be tested.
  • the test system can furnish data to the data memory, for example, data in the form of a serial number, an IP/MAC-address, as well as comparative values and/or data sets predetermined in the plant.
  • Two preferred variants for the communication interface 5 are shown in FIGS. 4 and 5 .
  • the communication interface 5 includes in FIG. 4 preferably a housing section 21 and a number of contact tips 22 , which protrude in the form of an array arrangement 23 from an end face 24 of the housing section 21 .
  • the contact tips 22 of the array arrangement 23 are arranged in a rectangular arrangement with a total of nine contact tips.
  • the housing section 21 sits on a circuit board, which can be test module 4 or a circuit board set apart from test module 4 but connected via data links as well as energy supply lines and preferably also via a fixed mechanical connection with test module 4 .
  • the array arrangement 23 serves for contacting the communication module 9 on the circuit board to be tested.
  • the circuit board 6 has metallic contacting regions 11 .
  • the contacting regions 11 are pointed or rectangular segments, which are spaced from one another and have the same arrangement as the contact tips 22 of the array arrangement 23 .
  • the contact tips 22 are spring-mounted in the housing section, so that they retract to a part in the housing section 21 when contacting with the contacting regions 11 of the circuit board 6 .
  • the contact tips 22 can be held via at least one securing element in a retracted position, in which a spring, with which the spring-mounted contact tip 22 interacts, is compressed and thus tensioned.
  • FIG. 2 schematically shows an aforementioned test module 4 connected with the communication interface 5 .
  • This test module 4 is preferably applied for communication by the test system 1 , for example, in connection with a computer, for testing circuit board 6 . Additionally, it can, however, also be useful to tap measurement data from the circuit board to be tested via the communication module 5 and to forward such to the measuring electronics of the test system. This is performed via switching contacts on the test module 4 .
  • These switching contacts enable use of the test module 4 for communication, for forwarding measurement data or for a mixed operation.
  • control signals which preferably come from the test system 1 , control, for example, the switching of relays in the transformer module 45 .
  • the communication interface 5 of FIG. 6 a preferably also has a housing section 31 and several contact tips 32 in an array arrangement 33 .
  • a plug 34 is arranged, which is spring-mounted and which, on contact with the circuit board, retracts into the housing section 31 by a predetermined distance. This prevents damage to the circuit board 6 or damage to the contact tips when contacting the array arrangement 33 on the circuit board 6 .
  • An array arrangement 23 or 33 within the scope of the invention is an arrangement of a number of contact tips 22 or 32 , which contact a circuit board 6 with fixed and defined separations relative to one another and perform a data exchange at contact points.
  • a first contact tip 22 or 32 is required for data supply, a second contact tip 22 or 32 for data return and a third contact tip 22 or 32 for a reference potential.
  • Additional functionalities can be added by adding further contact tips.
  • another reference potential can be tapped.
  • a galvanic isolation may be provided.
  • the circuit board can be powered with one or more voltages.
  • one or more simulations can be performed, e.g., by sending a control command using a contact tip 22 or 32 .
  • Another contact tip 22 or 32 can serve as an indication line for testing the operational readiness of the components of the circuit board 6 .
  • the number of contact tips 22 or 32 per array arrangement 23 or 33 is nine or ten.
  • the variants of a communication interface described above have the particular advantage that they can be positioned directly by the test module 4 and, starting from the test module 4 , have short signal and power supply lines to the communication interface 5 . This prevents data loss due to long transmission paths and also achieves exact signal generation and signal reception by the communication interface 5 .
  • the contacting regions 11 represent the counterpart to the array arrangement 22 or 32 of the communication interface 5 .
  • the contacting regions 11 may have different shapes, e.g., round or rectangular. They are an uninterrupted metal surface.
  • a plurality of contacting regions 11 e.g., nine contacting regions 11 , form a contacting arrangement 12 .
  • the contacting regions of the contacting arrangement 12 are spaced apart in the shape of a pattern. These spacings of a contacting region 11 from each neighboring contacting region are preferably always arranged in the same way.
  • the contacting regions are free of other components and/or solder resist or other coatings that might interfere with the data connection.
  • the contacting regions 11 of the contacting arrangement 12 of the circuit board 6 are preferably arranged in a circular pattern, preferably in at least two or more circular paths or likewise preferably in a rectangular or square pattern, on the circuit board 6 .
  • FIGS. 8 a and 7 Corresponding patterns are shown in FIGS. 8 a and 7 .
  • FIG. 6 b a holding apparatus 36 of a contact tip is shown in detail.
  • the holding apparatus shown in FIG. 6 b is only one of several variants for holding a contact tip in a retracted position in the housing.
  • the contact tip 32 comprises a plate-shaped formation 36 a .
  • This is movably mounted in a channel 36 d .
  • a spring 36 b presses against the formation 36 a whose movement is limited by a stop 36 e , which protrudes into the channel.
  • an electromagnet 36 c is provided, which attracts the plate of the contact tip upon activation of the electromagnet.
  • the contact tip is exclusively spring mounted. Extending from the contact tip is a cable 36 f , which serves for signal and/or energy transmission.
  • the holding apparatus is not limited to FIG. 6 a but can also be used for all other variants of the above-described communication interfaces.
  • the contacting regions 11 are preferably gold plated or tinned.
  • a corresponding contacting arrangement 12 is preferably arranged in the vicinity of the communication module 9 of the circuit board 6 on the communication path, so that the communication of the individual components of the circuit boards and a loading of data e.g., on the data memory of the circuit board, bypassing the communication module 9 , so e.g., the Ethernet socket, can occur.
  • a circuit board 6 to be tested having a communication module, which is designed as an Ethernet interface, can in the case of a test in a manner not of the invention, be contacted by any test system via a standard Ethernet socket with a communication interface of the test system.
  • the communication interface 5 may preferably have one or more components, which are modeled on the components of the communication module 9 of the circuit board 6 .
  • This component is arranged in the housing section 21 or 31 in FIGS. 4 and 5 and can be designed, for example, as a transformer module 45 , also called a converter.
  • a transformer module can preferably be a so-called Ethernet Magnetic Transformer.
  • a corresponding transformer module is usually also integrated in an Ethernet plug, which, however, can be bypassed by contacting the communication interface 5 with contact areas 11 of a contacting arrangement 12 on the circuit board 6 .
  • the communication module can be connected with the circuit board 6 and exchange data with the components via the array arrangement 23 , 33 without large signal loss before and after transforming due to long data links.
  • the data memory and other components on the circuit board to be tested 6 can be ensured without it depending on whether the bridged Ethernet socket of the circuit board 6 has no transformer module, a transformer module or multiple transformer modules connected in series or in parallel to each other.
  • the test system After read-out the type of Ethernet socket on the circuit board by the test system, e.g., based on a barcode on the circuit board, the test system can select a corresponding component circuit which corresponds to the interconnection of the Ethernet socket so that an identical data exchange between the test system 1 and the circuit board 6 is enabled despite bridging, as if the test system was connected thereto via the Ethernet Socket of the circuit board 6 .
  • a data exchange can occur at a typical data transmission rate of 10 to 100 Mbit/s.
  • a variant of an array arrangement 33 is arranged with a plug 34 .
  • the plug is formed as a centering plug and the contact tips 32 are arranged spaced from each other along a radial line extending to this centering.
  • the contact tips 32 may be extendable and extended, for example, by means of a locating mechanism when required. Thus, depending on component type of the circuit board, the none-required contact tips 32 can be retracted.
  • the type of component can be identified by means of a barcode located on the circuit board, which can be identified by means of a camera 13 located on the test module 4 .
  • a barcode located on the circuit board
  • the communication interface 5 and associated components, as well as other components of the test module 4 can be correspondingly operated and, especially, placed in readiness.
  • the retractable contact tips require less space on the circuit board to be tested for contact areas 11 , so that the material of the circuit board can be saved, and an optimized component arrangement can be achieved on the circuit board.
  • the centering by the centering plug can especially work together with an arrangement of contact areas 11 on a circuit board 6 as shown in FIG. 8 c.
  • the array arrangement i.e., the arrangement of the pin-shaped metal contact tips 22 , 32
  • the pin-like contact tips better approach the contact areas 11 and make contact with them, so the number of contact areas 11 can be reduced advantageously.
  • the ability to rotate of the array arrangement is also advantageous in the case of rectangular array arrangements of the contact tips, such as that shown e.g. in FIG. 4 .
  • circuit boards 6 can be supplied with different orientations, thus, delivery in longitudinal or transverse direction of the circuit board, and tested in the test system 1 , without requiring that the circuit board first must be brought into position by rotation. Rather, by rotation of the array arrangement 23 , 33 , its tips 22 , 32 can be oriented according to the orientation of the circuit board. Turning the circuit board or feeding it into the test system from a non-optimal direction, therefore, has no consequence for testing or data transfer.
  • the rotation of the array arrangement e.g., by rotatable seating of the array arrangement, can thus be implemented advantageously in the case of the present invention for a rectangular array arrangement of the contact tips as well as for a linear arrangement of the contact tips.
  • the test module 4 can communicate via different communication protocols with the circuit board 6 to be tested and the thereon located communication modules 9 and data memory 10 , as shown in FIG. 13 .
  • an individualized supply of communication protocols can occur, and, in certain cases, there can be a switching between types of communication. For this, no additional systems are enabled but rather the data transmission can occur during the testing of the solder locations and electronic components.
  • the levels of the drivers are preferably adjustable via software stored in the data memory or a logic chip of the test module 4 or directly via the test system 1 .
  • the test module 4 can not only communicate with different communication protocols via the communication interface 5 but also can adapt the voltage level of the communication signals to the level of the circuit board 6 to be tested.
  • a self-diagnosis program is stored on the data memory or the logic chip of the test module 4 , with which a diagnosis of the test module 4 and the communication interface 5 can occur and which can be executed by a processor or a logic chip of the test module 4 .
  • the communication interface 5 is referred to as a first component for functional testing with which, by transmitting and receiving communication data to and from the circuit board 6 , the correct data transmission of the circuit board 6 is tested by test system 1 , especially by a processor unit associated with the circuit board 6 , which manages a data memory.
  • test system 1 especially by a processor unit associated with the circuit board 6 , which manages a data memory.
  • the test module 4 includes at least one or more extra components in the context of the present invention, which serve as a support element 18 for spacing between the circuit board 6 and the test module 4 and, if required, to support the circuit board 6 against sagging.
  • a third component which may be arranged on the test module 4 , is a camera 13 for image acquisition in the visible spectral range.
  • This camera 19 can fulfill various functions.
  • It can be used to determine the position of the circuit board 6 to be tested.
  • circuit board 6 may alternatively or additionally also examine the circuit board 6 to be tested for the presence of components with which the circuit board should be equipped.
  • Camera 13 may also alternatively or additionally detect a barcode or a serial number on the circuit board 6 and retrieve and initiate the specific data sets of the circuit board according to this barcode, and retrieve and initiate control programs from a data memory.
  • this may include special specifications for examining the circuit board 6 , or the components arranged thereon, or the extent of the data which is to be transmitted to the data memory of the circuit board 6 with the aid of the communication interface.
  • Camera 13 can, additionally, check for the presence of solder locations.
  • Additional functions can additionally be performed by the camera.
  • a fourth component of the test module 4 may include, for example, a metallic pin-shaped test tip 20 , e.g., for testing the solder contacts on the bottom side by resistance measurement, but which, unlike the test tips 2 that are brought from above to the circuit board 6 , may be arranged rigidly with the test module 4 or only in one movable direction, in particular extendable, on the test module 4 . This reduces the mechanical complexity of this metallic test tip 20 .
  • the loading of data can be done, for example, as a type of basis or basic programming.
  • the circuit board 6 to be tested can be used in particular in a measuring device of automation technology.
  • Data can be transferred to the data memory 10 depending on the respective measuring device, the field of application of the measuring device and the production line during the production of the measuring device.
  • the data transmission can be done specifically from the assembly of the circuit board so that data for control, test, and/or identification of the individual components or assemblies of the circuit board 6 can be transferred from the data memory of the test module 4 via the communication interface 5 and the communication module 9 to the data memory 10 of the circuit board.
  • the test module 4 can also comprise one or more tool components 50 , for example, a soldering element 51 for forming a soldered connection or pliers 52 .
  • Other tool components e.g., screwdrivers and the like may also be provided.
  • test module 4 can also have a current and/or voltage source for supplying power to the tool components or the components for functional testing.
  • the test system 1 has the data memory 35 with a corresponding test program stored therein.
  • This test program controls the use of the support element 18 , the contact tips 22 , the test tip 20 , and/or, if required, further tools 50 , 51 , 52 and their positioning. As a result, different circuit boards 6 to be tested with different distances between the components can be tested and supplied with data.
  • test module 4 performs functional testing of individual components.
  • test board 4 may be arranged individually or, preferably, together on the test module 4 .
  • the latter is an advantage, as a specified distance is maintained.
  • test module 4 Due to the mobility of test module 4 below the circuit board 6 in the x-, y-, and z-direction simultaneously with the quality control of the connections of the electronic components with the lines of the circuit board, a functional test of the respective components of the circuit board to be tested can also be carried out; this leads to saving time and space, since no additional test system is needed.
  • a further aspect of the present invention is the voltage and/or electrical current supply of test module 4 and the components connected therewith, thus, the communication interface 5 , as well as the circuit board 6 to be tested, however, also other components, e.g. tool components, such as pliers or solder elements or one or more cameras.
  • the voltage is supplied by a current and/or voltage source outside the test system, i.e., spatially removed from the test specimen or the circuit board to be tested 6 .
  • the current and/or voltage source 14 is part of the test system 1 and in particular part of test module 4 . As a result, a voltage drop due to long lines 17 is prevented.
  • the current and/or voltage source may be controlled by a control unit 15 according to a program or by manual input from the control unit 15 .
  • test system 1 itself is bounded by a housing 16 . While test module 4 , communication interface 5 , and the current and/or voltage source 14 are movably arranged in the housing, the control unit 15 is preferably arranged rigidly in, on, or outside the housing 16 of the test system 1 .
  • the contact tips 22 , 32 are connected directly to the current and/or voltage source 14 via a power supply line.
  • the current and/or voltage source 14 can be supplied with energy from the outside, i.e., outside the housing 16 of the test system 1 and can also be set externally with control commands to a voltage output value.
  • test module 4 and in particular the supplied voltage to the communication interface 5 or to the test module 4 and in particular the supplied current to communication interface 5 can be set or both the supplied current and the supplied voltage can be set.
  • the contact tips 22 , 32 can be operated with an electrical current having a predetermined voltage and/or a predetermined electrical current level.
  • a current and/or voltage source 14 in the context of the present invention is a component that generates a discrete smaller voltage and/or current from a larger voltage or a larger current regardless of the level of the supplied voltage or current.
  • the current and/or voltage source 14 can preferably be connected to the contact tips via a read-back line, a so-called sense line.
  • the output voltage or a part thereof is compared with a reference voltage and regulated so that even with fluctuating load, the output voltage on the circuit board to be tested 6 remains constant.
  • this condition usually only exists in ideal conditions. Therefore, the voltage to be compared with the reference voltage in the vicinity of the load, that is, at the contact tips 22 or 32 thus behind the lines with the fluctuating voltage drop, is determined by way of the read-back line.
  • the voltage drop on the supply lines is thereby compensated and the voltage at the load, i.e., the contact tips of the communication interface 5 , remains constant even in the real case.
  • the aforementioned line can be connected in parallel with the voltage input of each contact tip so that the electrical current and/or voltage source 14 can compensate for the voltage drop of the line resistance.
  • the voltage generated by the current and/or voltage source 14 can thus be adjusted after comparison with the read-back values.
  • the voltage drop through the conduction path between the contact tips 22 , 32 and the current and/or voltage source 14 can be compensated and, if necessary, voltage fluctuations can also be compensated.
  • the power supply from the current and/or voltage source can be controlled by a program, which is preferably stored on the data memory of test module 4 .
  • a preferred type of programmable voltage source is also known as LDO (low-drop-out voltage regulator) and can be used in the context of the present invention as a preferred form of a current and/or voltage source 14 .
  • the current and/or voltage source 14 is designed so that it can react and compensate extremely quickly for changes in load on the circuit board to be tested, preferably in the range of a few nanoseconds. This is preferably required if the circuit board 6 to be tested is a component with fast microprocessors with fast communication and memory components that have dynamic load changes.
  • This function is preferably achieved by way of chips with fast control properties and/or with capacitors that can bridge very short energy peaks.
  • the current intensity can also be read out and limited by reconciliation with a stored data set.
  • This data set can also preferably be stored on the data memory of test module 4 and/or of control unit 15 .
  • FIG. 10 A circuit diagram for a preferred current and/or voltage source 14 is shown in the diagram of FIG. 10 . It shows:
  • the LDO shown in FIG. 10 is a so-called low drop out voltage regulator.
  • the communication module is a communication module that controls the LDO and represents the connection to the test system 1 .
  • the LDO may be located on the test module 4 or the communication interface 5 .
  • the illustration in FIG. 10 shows positioning on the test module 4 .
  • FIG. 9 shows the essential components of communication module 4 .
  • the core forms the communication unit 25 . It represents the various communication protocols and/or converts a protocol coming from the test system, e.g., USB into another protocol.
  • a multiplexer 27 (MUX), which is connected downstream of the communication chip 28 , can switch the individual communication signals to any contact tips 2 , 32 of the communication interface 5 . This, in turn, brings flexibility in the design of the contact points 7 and the array 23 on the circuit board to be tested 6 .
  • the multiplexer 27 (MUX) may be followed by a driver/sensor 29 , which can adjust the signal levels of the communication signals.
  • the flexibility of communication unit 25 is increased because it can adapt to different signal levels and thus to different voltage technologies of the circuit board 6 to be tested.
  • the driver/sensor 29 may also include a sensor that measures the current on the communication lines and in case of deviations, e.g., triggers an error message or performs a shutdown.
  • the control of the communication chip 28 , the multiplexer 27 , the driver/sensor 29 , and the downstream relay matrix 24 is represented by a logic chip 26
  • the logic device 26 can be performed by an FPGA, a microcomputer or another chip with logic functions.
  • An additional relay matrix 24 extends the flexibility of the test module 4 in that it offers the option of switching several signal sources, power supplies, communication interfaces, and measurement data as well as the interface signals from the communication unit 25 to any contact tip 2 , 32 of the communication interface 5 . This also applies to the current/voltage source 14 of the test module 4 and to supply units of the test system 1 as connected to the test module 4 . In this case, a mixed or combinatorial interconnection is conceivable.
  • Relay matrix 24 can also be controlled from the control unit 26 .
  • the transformer module 45 is preferably part of the test module 4 and can be connected via the communication interface 5 to a circuit board 6 to be tested.
  • the circuit board to be tested contains a communication module 9 , which preferably supports Ethernet or Profinet communication.
  • Magnetics 46 i.e., transmitter or transformer, of the transformer module 45 are dimensioned such that it implements a galvanic isolation to the communication module 9 , and an electrical adjustment in terms of an Ethernet connection can be made.
  • the magnetics 46 of the transformer module 45 are calculated so that Ethernet/Profinet communication with 100 Mbit/s is possible, regardless of whether or not a so-called Ethernet socket is installed with the communication module 9 via an electrical connection 48 . It is also irrelevant whether an Ethernet socket 47 contains magnetics on the circuit board to be tested 6 is installed by design or not.
  • the test module 4 can also have a thermography system, preferably in the form of an infrared camera 130 or a temperature sensor, preferably a non-contact temperature sensor.
  • a thermography system preferably in the form of an infrared camera 130 or a temperature sensor, preferably a non-contact temperature sensor.
  • the variant of the temperature sensor is less preferred because of the smaller detection range of the temperature measurement.
  • the infrared camera allows a temperature measurement of individual components of a circuit board and their connection to circuit board 6 to be tested 6 .
  • the temperature measurement of the IR camera can be done by freely positioning the test module 4 with the IR camera 30 along the surface of the circuit board to be tested 6 at certain preferred locations.
  • the temperature measurement can preferably be carried out without contact.
  • a test tip provided with a temperature sensor can also carry out a temperature measurement by contacting the circuit board.
  • this variant requires a higher design and mechanical control effort associated with a more time-consuming measurement compared to the IR camera.
  • FIG. 3 shows a production line 100 for manufacture and test of circuit boards 6 according to the invention, which can be preferably used in measuring devices of automation technology, e.g., in sensors or transducers.
  • the production line 100 has a station 101 for providing a basic body of the circuit board, also called multiblock.
  • the basic body of the circuit board can already have printed conductor tracks.
  • the production line 100 has a transport device 102 , for example, a conveyor belt, with which the basic body of the circuit board is transported further in the transport direction R from station to station.
  • a transport device 102 for example, a conveyor belt, with which the basic body of the circuit board is transported further in the transport direction R from station to station.
  • the latter is transported further to a station 103 for populating the basic body of the circuit board with electronic components, wherein at least one of these components is an intelligent component, which is embodied, for example, as communication module 9 for communication with other electronics devices located away from the circuit board.
  • a further intelligent component is a central processor unit, which is part of the circuit board 6 to be tested and which manages the data of the data memory 10 .
  • the circuit board 6 is formed from the basic body of the circuit board. The populating can occur, e.g., with the assistance of population masks previously applied on the basic body of the circuit board.
  • the circuit board 6 is transported into a soldering oven 104 .
  • the electronic components are soldered to the basic body of the circuit board.
  • test system 105 a After passing through the soldering oven 104 , a final inspection of the finished circuit board 6 by the test system 105 a and 105 b occurs.
  • the test system 105 a carries out a simultaneous check:
  • the aforementioned functional test preferably comprises a functional test of the communication module 9 , programming and/or a check of the programming of the data memory 10 of the circuit board 6 , and a check of the data line starting from the communication module to the central processor unit of the circuit board 6 .
  • the above-described communication interface 5 is needed, preferably with the above-described configurations of the respective array arrangements 23 or 33 , made up of several contact tips 22 or 32 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
US16/321,984 2016-08-01 2017-07-14 Test system for checking electronic connections Active 2037-08-22 US10884052B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
DE102016114146.1A DE102016114146A1 (de) 2016-08-01 2016-08-01 Testsystem zur Überprüfung von elektronischen Verbindungen
DE102016114146.1 2016-08-01
DE102016114146 2016-08-01
PCT/EP2017/067814 WO2018024465A1 (de) 2016-08-01 2017-07-14 Testsystem zur überprüfung von elektronischen verbindungen

Publications (2)

Publication Number Publication Date
US20190257877A1 US20190257877A1 (en) 2019-08-22
US10884052B2 true US10884052B2 (en) 2021-01-05

Family

ID=59350932

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/321,984 Active 2037-08-22 US10884052B2 (en) 2016-08-01 2017-07-14 Test system for checking electronic connections

Country Status (6)

Country Link
US (1) US10884052B2 (zh)
EP (1) EP3491406B1 (zh)
CN (1) CN109496274A (zh)
DE (1) DE102016114146A1 (zh)
RU (1) RU2717361C1 (zh)
WO (1) WO2018024465A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11002785B2 (en) * 2016-08-01 2021-05-11 Endress+Hauser Flowtec Ag Printed circuit board with contacting arrangement
US20220317175A1 (en) * 2019-07-24 2022-10-06 Endress+Hauser SE+Co. KG Method for detecting errors or malfunctions in electrical or electronic components of a circuit arrangement

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108445379A (zh) * 2018-06-13 2018-08-24 江苏特创科技有限公司 一种控制板测试装置及其测试系统
DE102019123582B3 (de) * 2019-09-03 2020-11-12 Infineon Technologies Ag Vorrichtung und verfahren zum überprüfen wenigstens einer lötverbindung zwischen einer leiterplatte und einem stromsensor
CN111693927A (zh) * 2020-06-18 2020-09-22 广东电网有限责任公司计量中心 一种电能计量设备检测装置及其控制方法
CN116963386B (zh) * 2023-09-21 2024-01-05 成都光创联科技有限公司 柔性电路板、光器件的测试系统、光器件的测试方法

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6617972B2 (en) * 2000-02-24 2003-09-09 Matsushita Electric Industrial Co., Ltd. Table tap and monitor system using table tap
US20040064285A1 (en) 2002-09-30 2004-04-01 Repko Thomas A Automated circuit board test actuator system
US6836133B2 (en) * 2001-04-05 2004-12-28 Kawasaki Microelectronics, Inc. Test circuit, semiconductor product wafer having the test circuit, and method of monitoring manufacturing process using the test circuit
US6873173B2 (en) * 2000-03-10 2005-03-29 Infineon Technologies Ag Test circuit arrangement and method for testing a multiplicity of transistors
US6937047B2 (en) * 2003-08-05 2005-08-30 Freescale Semiconductor, Inc. Integrated circuit with test pad structure and method of testing
US20060198500A1 (en) * 2005-03-04 2006-09-07 Alcatel Method and apparatus for localizing in-house wiring defects
DE102004063488A1 (de) 2004-12-21 2006-12-07 Ersa Gmbh Anlage zur automatischen Erkennung und Behebung von Lötfehlern an mit elektronischen Bauteilen bestückten Leiterplatten
US7492180B2 (en) * 2006-05-24 2009-02-17 Infineon Technologies Ag Apparatus and methods for performing a test
US20100259289A1 (en) 2009-04-08 2010-10-14 International Business Machines Corporation Detecting Open Ground Connections in Surface Mount Connectors
US20120098518A1 (en) * 2010-04-23 2012-04-26 Panasonic Corporation Detection apparatus and detection system
DE102010053766A1 (de) 2010-12-08 2012-06-14 Acculogic Corporation Vorrichtung zum thermischen Testen von Platinen
US20140062521A1 (en) 2011-04-25 2014-03-06 Sharp Kabushiki Kaisha Wiring defect inspecting method, wiring defect inspecting apparatus, and method for manufacturing semiconductor substrate
US8779729B2 (en) * 2011-09-09 2014-07-15 Gs Yuasa International Ltd. Electric storage device monitor
US20140263613A1 (en) 2013-03-15 2014-09-18 Horse Sense Shoes, Llc Board test system and method
US20150168452A1 (en) 2013-12-17 2015-06-18 Primax Electronics Ltd. Circuit board testing system

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1261074B (it) 1993-07-05 1996-05-08 Luciano Bonaria Metodo e dispositivo di collaudo per schede elettroniche
JP2008157818A (ja) * 2006-12-25 2008-07-10 Tokyo Electron Ltd 検査方法、検査装置及びプログラムを記憶したコンピュータ読み取り可能な記憶媒体

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6617972B2 (en) * 2000-02-24 2003-09-09 Matsushita Electric Industrial Co., Ltd. Table tap and monitor system using table tap
US6873173B2 (en) * 2000-03-10 2005-03-29 Infineon Technologies Ag Test circuit arrangement and method for testing a multiplicity of transistors
US6836133B2 (en) * 2001-04-05 2004-12-28 Kawasaki Microelectronics, Inc. Test circuit, semiconductor product wafer having the test circuit, and method of monitoring manufacturing process using the test circuit
US20040064285A1 (en) 2002-09-30 2004-04-01 Repko Thomas A Automated circuit board test actuator system
US6937047B2 (en) * 2003-08-05 2005-08-30 Freescale Semiconductor, Inc. Integrated circuit with test pad structure and method of testing
DE102004063488A1 (de) 2004-12-21 2006-12-07 Ersa Gmbh Anlage zur automatischen Erkennung und Behebung von Lötfehlern an mit elektronischen Bauteilen bestückten Leiterplatten
US20060198500A1 (en) * 2005-03-04 2006-09-07 Alcatel Method and apparatus for localizing in-house wiring defects
US7492180B2 (en) * 2006-05-24 2009-02-17 Infineon Technologies Ag Apparatus and methods for performing a test
US20100259289A1 (en) 2009-04-08 2010-10-14 International Business Machines Corporation Detecting Open Ground Connections in Surface Mount Connectors
US20120098518A1 (en) * 2010-04-23 2012-04-26 Panasonic Corporation Detection apparatus and detection system
DE102010053766A1 (de) 2010-12-08 2012-06-14 Acculogic Corporation Vorrichtung zum thermischen Testen von Platinen
US20140062521A1 (en) 2011-04-25 2014-03-06 Sharp Kabushiki Kaisha Wiring defect inspecting method, wiring defect inspecting apparatus, and method for manufacturing semiconductor substrate
US8779729B2 (en) * 2011-09-09 2014-07-15 Gs Yuasa International Ltd. Electric storage device monitor
US20140263613A1 (en) 2013-03-15 2014-09-18 Horse Sense Shoes, Llc Board test system and method
US20150168452A1 (en) 2013-12-17 2015-06-18 Primax Electronics Ltd. Circuit board testing system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
International Search Report for Patent Application No. PCT/EP2017/067814, WIPO, dated Sep. 19, 2017, 13 pp.
Search Report for German Patent Application No. 10 2016 114 146.1, German Patent Office, dated Apr. 28, 2017, 7 pp.

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11002785B2 (en) * 2016-08-01 2021-05-11 Endress+Hauser Flowtec Ag Printed circuit board with contacting arrangement
US20220317175A1 (en) * 2019-07-24 2022-10-06 Endress+Hauser SE+Co. KG Method for detecting errors or malfunctions in electrical or electronic components of a circuit arrangement
US11747391B2 (en) * 2019-07-24 2023-09-05 Endress+Hauser SE+Co. KG Method for detecting errors or malfunctions in electrical or electronic components of a circuit arrangement

Also Published As

Publication number Publication date
DE102016114146A1 (de) 2018-02-01
WO2018024465A1 (de) 2018-02-08
CN109496274A (zh) 2019-03-19
EP3491406C0 (de) 2023-06-07
EP3491406B1 (de) 2023-06-07
US20190257877A1 (en) 2019-08-22
RU2717361C1 (ru) 2020-03-23
EP3491406A1 (de) 2019-06-05

Similar Documents

Publication Publication Date Title
US10884052B2 (en) Test system for checking electronic connections
US10955492B2 (en) Test system for checking electrical connections of electronic components to a printed circuit board
US10914791B2 (en) Test system for testing electrical connections between components and a printed circuit board
US5469064A (en) Electrical assembly testing using robotic positioning of probes
US8294759B2 (en) Calibration method of electronic device test apparatus
US10989766B2 (en) Test system for checking electronic connections of components with a printed circuit board and printed circuit board
JP2007198750A (ja) 半導体装置の検査装置
US8008938B2 (en) Testing system module
CN109564254B (zh) 具有接触结构的电路板
KR20220128206A (ko) 플라잉 프로브 테스터를 이용한 pcb 칩 측정방법
CN104251966A (zh) 自动化测量系统及方法
CN112666868B (zh) 一种具有自标定自检验功能的数据采集装置及其使用方法
KR100982343B1 (ko) 웨이퍼 프로버의 스테이지 오차 측정 및 보정 장치
JP4948533B2 (ja) 電子部品試験装置のキャリブレーション方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: ENDRESS+HAUSER FLOWTEC AG, SWITZERLAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BOEHLER, THOMAS;BRUDERMANN, MATTHIAS;WERLE, CHRISTOPH;AND OTHERS;SIGNING DATES FROM 20181204 TO 20181210;REEL/FRAME:048191/0533

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STCF Information on status: patent grant

Free format text: PATENTED CASE