US10388627B1 - Micro-bonding structure and method of forming the same - Google Patents
Micro-bonding structure and method of forming the same Download PDFInfo
- Publication number
- US10388627B1 US10388627B1 US16/371,144 US201916371144A US10388627B1 US 10388627 B1 US10388627 B1 US 10388627B1 US 201916371144 A US201916371144 A US 201916371144A US 10388627 B1 US10388627 B1 US 10388627B1
- Authority
- US
- United States
- Prior art keywords
- bonding
- conductive pad
- micro
- layer
- bonding layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 32
- 239000000758 substrate Substances 0.000 claims abstract description 44
- 239000010410 layer Substances 0.000 claims description 179
- 238000009792 diffusion process Methods 0.000 claims description 44
- 239000000463 material Substances 0.000 claims description 24
- 238000010438 heat treatment Methods 0.000 claims description 23
- 239000004065 semiconductor Substances 0.000 claims description 23
- 239000011135 tin Substances 0.000 claims description 23
- 239000010949 copper Substances 0.000 claims description 21
- 239000007788 liquid Substances 0.000 claims description 20
- 239000012790 adhesive layer Substances 0.000 claims description 15
- 230000008018 melting Effects 0.000 claims description 14
- 238000002844 melting Methods 0.000 claims description 14
- 239000010936 titanium Substances 0.000 claims description 13
- 229910052719 titanium Inorganic materials 0.000 claims description 9
- 229910052718 tin Inorganic materials 0.000 claims description 8
- 229910052802 copper Inorganic materials 0.000 claims description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 6
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 4
- 229910052738 indium Inorganic materials 0.000 claims description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 3
- 230000003746 surface roughness Effects 0.000 claims description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 16
- 239000010931 gold Substances 0.000 description 11
- 229910000510 noble metal Inorganic materials 0.000 description 10
- 229910000679 solder Inorganic materials 0.000 description 10
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 8
- 125000004429 atom Chemical group 0.000 description 7
- 229910052737 gold Inorganic materials 0.000 description 7
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 6
- 239000011651 chromium Substances 0.000 description 6
- 238000001704 evaporation Methods 0.000 description 6
- 229910052759 nickel Inorganic materials 0.000 description 5
- 230000008020 evaporation Effects 0.000 description 4
- 229910052745 lead Inorganic materials 0.000 description 4
- ZPZCREMGFMRIRR-UHFFFAOYSA-N molybdenum titanium Chemical compound [Ti].[Mo] ZPZCREMGFMRIRR-UHFFFAOYSA-N 0.000 description 4
- 229910052797 bismuth Inorganic materials 0.000 description 3
- 229910052697 platinum Inorganic materials 0.000 description 3
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 3
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- 229910018487 Ni—Cr Inorganic materials 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- 229910052804 chromium Inorganic materials 0.000 description 2
- VNNRSPGTAMTISX-UHFFFAOYSA-N chromium nickel Chemical compound [Cr].[Ni] VNNRSPGTAMTISX-UHFFFAOYSA-N 0.000 description 2
- 230000007613 environmental effect Effects 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 239000010948 rhodium Substances 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000007772 electroless plating Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052703 rhodium Inorganic materials 0.000 description 1
- MHOVAHRLVXNVSD-UHFFFAOYSA-N rhodium atom Chemical compound [Rh] MHOVAHRLVXNVSD-UHFFFAOYSA-N 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- WNUPENMBHHEARK-UHFFFAOYSA-N silicon tungsten Chemical compound [Si].[W] WNUPENMBHHEARK-UHFFFAOYSA-N 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/52—Encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/11011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/11013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the bump connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/11011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/11015—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for aligning the bump connector, e.g. marks, spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/111—Manufacture and pre-treatment of the bump connector preform
- H01L2224/1112—Applying permanent coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/145—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/29166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/29184—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/32227—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/8185—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/81855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/81862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83053—Bonding environment
- H01L2224/83054—Composition of the atmosphere
- H01L2224/83065—Composition of the atmosphere being reducing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/83201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8334—Bonding interfaces of the layer connector
- H01L2224/83359—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/83409—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/83411—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83447—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/83466—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/8382—Diffusion bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/201—Temperature ranges
- H01L2924/20105—Temperature range 150 C=<T<200 C, 423.15 K =< T < 473.15K
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/20—Parameters
- H01L2924/206—Length ranges
- H01L2924/2064—Length ranges larger or equal to 1 micron less than 100 microns
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
- H01L2933/0066—Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body
Definitions
- the present disclosure relates to a micro-bonding structure and a method of forming the micro-bonding structure.
- micro devices have become popular in various applications.
- transfer process is one of the most challenging tasks for micro devices to be commercialized.
- One of the important issues of the transfer process is bonding the micro devices to a substrate.
- a micro-bonding structure including a substrate, a conductive pad, a bonding layer, a micro device, and a diffusive bonding portion.
- the conductive pad is on the substrate.
- the bonding layer is on the conductive pad.
- the micro device is on the bonding layer.
- a thickness of the bonding layer ranges from about 0.2 ⁇ m to about 2 ⁇ m.
- the diffusive bonding portion is between and electrically connected with the bonding layer and the conductive pad.
- the diffusive bonding portion consists of at least a part of elements from the bonding layer and at least a part of elements from the conductive pad.
- a plurality of voids are between the bonding layer and the conductive pad, and one of the voids is bounded by the diffusive bonding portion and at least one of the conductive pad and the bonding layer.
- a method of forming a micro-bonding structure includes: forming a bonding layer on the micro device, wherein a thickness of the bonding layer ranges from about 0.2 ⁇ m to about 2 ⁇ m; preparing the substrate with a conductive pad thereon; forming a liquid layer on the conductive pad; placing the micro device over the substrate and contacting the micro device with the liquid layer; and heating at least one of the bonding layer and the conductive pad to a temperature below a melting point of one of the bonding layer and the conductive pad having lower melting point with a heating rate less than or equal to 12 degree Celsius per minute to gradually evaporate the liquid layer, so that the bonding layer is in contact with the conductive pad to form a plurality of voids between the bonding layer and the conductive pad, and an interstitial diffusion occurs between the bonding layer and the conductive pad to form a diffusive bonding portion.
- FIG. 1 is a schematic cross-sectional view of a micro-bonding structure according to some embodiments of the present disclosure
- FIG. 2A is an enlarged cross-sectional view of a portion of a micro-bonding portion as indicated in FIG. 1 according to some embodiments of the present disclosure
- FIG. 2B is an enlarged cross-sectional view of a portion of the micro-bonding portion as indicated in FIG. 1 according to some embodiments of the present disclosure
- FIG. 2C is an enlarged cross-sectional view of a portion of the micro-bonding portion as indicated in FIG. 1 according to some embodiments of the present disclosure
- FIG. 3A is a schematic cross-sectional view of an enlarged view which focuses on one micro device and a portion of the substrate where the micro device is bonded thereon according to some embodiments of the present disclosure
- FIG. 3B is a schematic cross-sectional view of an enlarged view which focuses on one micro device and a portion of the substrate where the micro device is bonded thereon according to some embodiments of the present disclosure
- FIG. 4 is a schematic flow chart of a method for bonding a micro device to a substrate according to some embodiments of the present disclosure
- FIG. 5A is a schematic cross-sectional view of one of intermediate steps of the method of FIG. 4 according to some embodiments of the present disclosure
- FIG. 5B is a schematic cross-sectional view of one of intermediate steps of the method of FIG. 4 according to some embodiments of the present disclosure
- FIG. 5C is a schematic cross-sectional view of one of intermediate steps of the method of FIG. 4 according to some embodiments of the present disclosure.
- FIG. 5D is a schematic cross-sectional view of an optional intermediate step of the method according to some embodiments of the present disclosure.
- over may refer to a relative position of one layer with respect to other layers.
- One layer “over” or “on” another layer or bonded “to” another layer may be directly in contact with the other layer or may have one or more intervening layers.
- One layer “between” layers may be directly in contact with the layers or may have one or more intervening layers.
- FIG. 1 is a schematic cross-sectional view of a micro-bonding structure 100 according to some embodiments of the present disclosure.
- FIG. 2A is an enlarged cross-sectional view of a portion of a micro-bonding portion B as indicated in FIG. 1 according to some embodiments of the present disclosure.
- FIG. 2B is an enlarged cross-sectional view of a portion of a micro-bonding portion B as indicated in FIG. 1 according to some embodiments of the present disclosure.
- FIG. 1 is a schematic cross-sectional view of a micro-bonding structure 100 according to some embodiments of the present disclosure.
- FIG. 2A is an enlarged cross-sectional view of a portion of a micro-bonding portion B as indicated in FIG. 1 according to some embodiments of the present disclosure.
- FIG. 2B is an enlarged cross-sectional view of a portion of a micro-bonding portion B as indicated in FIG. 1 according to some embodiments of the present disclosure.
- a micro-bonding structure 100 including a substrate 110 , a conductive pad 120 , a bonding layer 130 , a micro device 140 , and a diffusive bonding portion 150 is provided.
- the conductive pad 120 is on the substrate 110 .
- the bonding layer 130 is on the conductive pad 120 .
- the micro device 140 is on the bonding layer 130 .
- the diffusive bonding portion 150 is between and electrically connected with the bonding layer 130 and the conductive pad 120 .
- one of the conductive pad 120 and the bonding layer 130 includes one of copper (Cu), tin (Sn), titanium (Ti), and indium (In), and said one of Cu, Sn, Ti, and In accounts for more than half of a number of atoms of said one of the conductive pad 120 and the bonding layer 130 .
- the conductive pad 120 includes a noble metal, and the noble metal accounts for more than half of a number of atoms of the conductive pad 120 .
- the noble metal may include copper (Cu), but should not be limited thereto.
- the conductive pad 120 includes nickel (Ni).
- the conductive pad 120 includes a combination of copper (Cu) and nickel (Ni), and Cu accounts for more than half of a number of atoms of the conductive pad 120 .
- Whether a material is the main material of the conductive pad 120 can be determined by whether the diffusion coefficient of a diffusion from said material (e.g., Cu) to another material of the bonding layer 130 in contact therewith is high enough (e.g., equal to or greater than the order of about 10 ⁇ 13 (m 2 /s) at 190 degrees Celsius), but should not be limited thereto.
- said material e.g., Cu
- another material of the bonding layer 130 in contact therewith is high enough (e.g., equal to or greater than the order of about 10 ⁇ 13 (m 2 /s) at 190 degrees Celsius), but should not be limited thereto.
- the bonding layer 130 includes a solder material, and the solder material accounts for more than half of a number of atoms of the bonding layer 130 .
- the solder material may include tin (Sn), lead (Pb), bismuth (Bi), a combination of Sn and Pb, a combination of Sn and Bi, a combination of Bi and Pb, or a combination of Sn, Pb, and Pb, but should not be limited thereto.
- Sn accounts for more than half of a number of atoms of the bonding layer 130 .
- a surface roughness of one of the conductive pad 120 and the bonding layer 130 is less than or equal to 80 nm.
- the diffusion coefficient of a diffusion from the conductive pad 120 to the bonding layer 130 is greater than a diffusion coefficient of a diffusion from the bonding layer 130 to the conductive pad 120 , so that atoms of the diffusion from the conductive pad 120 to the bonding layer 130 is more than atoms of the diffusion from the bonding layer 130 to the conductive pad 120 .
- a diffusion coefficient of a diffusion from Cu to Sn is about 4.49 ⁇ 10 ⁇ 11 (m 2 /s) at 190 degrees Celsius
- a diffusion coefficient of a diffusion from Sn to Cu is about 3.10 ⁇ 10 ⁇ 25 (m 2 /s) at 190 degrees Celsius (e.g., referred to Table I of Z. Mei, A. J. Sunwoo and J.
- Cu is more likely to diffuse into Sn through an interstitial diffusion.
- interstitial diffusion may be a dominant diffusion mechanism for a diffusion from Cu to Sn, other diffusion mechanisms such as a vacancy diffusion may also occur (e.g., diffusion of Sn into Cu vacancies, but should not be limited thereto, wherein Cu vacancies are caused by said interstitial diffusion).
- the diffusive bonding portion 150 is between and is electrically connected with the bonding layer 130 and the conductive pad 120 .
- the diffusive bonding portion 150 consists of at least a part of elements from the bonding layer 130 and at least a part of elements from the conductive pad 120 .
- a plurality of voids 160 are between the bonding layer 130 and the conductive pad 120 , and one of the voids 160 is bounded by the diffusive bonding portion 150 and at least one of the conductive pad 120 and the bonding layer 130 .
- the diffusive bonding portion 150 has a first part 1502 and a second part 1504 respectively in contact with the conductive pad 120 and the bonding layer 130 .
- a volume of the second part 1504 is greater than a volume of the first part 1502 .
- a volume of the second part 1504 is equal to a volume of the first part 1502 .
- a volume of the second part 1504 is less than a volume of the first part 1502 .
- Different volumes between the first part 1502 and the second part 1504 may be due to different diffusion coefficients of the diffusion from the conductive pad 120 to the bonding layer 130 and the diffusion from the bonding layer 130 to the conductive pad 120 , but should not be limited thereto.
- the voids 160 are bounded by a part of a periphery of the diffusive bonding portion 150 , a part of a periphery of the conductive pad 120 facing the bonding layer 130 , and a part of a periphery of the bonding layer 130 facing the conductive pad 120 (e.g., referred to FIG. 2A ). In some embodiments, at least one of the voids 160 is bounded by a part of a periphery of the diffusive bonding portion 150 and a part of a periphery of the conductive pad 120 , but is not directly bounded by any part of a periphery of the bonding layer 130 (e.g., referred to FIG.
- At least one of the voids 160 is bounded by a part of a periphery of the diffusive bonding portion 150 and a part of a periphery of the bonding layer 130 , but is not directly bounded by any part of a periphery of the conductive pad 120 (e.g., referred to FIG. 2C ).
- the difference between the embodiments illustrated by FIGS. 2A, 2B , and 2 C may be due to a time duration of heating, an end point temperature during the heating, or a difference of diffusion coefficients of selected materials, but should not be limited thereto.
- a vertical length L of one of the voids 160 is less than or equal to 200 nm.
- the definition of the vertical length L indicated in FIGS. 2A to 2C is a length of one of the voids 160 perpendicular to an extension direction of a surface of the conductive pad 120 in contact with the bonding layer 130 from a macroscopic (e.g., FIG. 1 ) point of view.
- the structural features mentioned above in the present and the previous two paragraphs can be performed by first forming a liquid layer on the conductive pad 120 and contacting the bonding layer 130 with the liquid layer, and then heating at least one of the conductive pad 120 and the bonding layer 130 to a temperature below the melting point of Sn to cause an evaporation of the liquid layer and to prevent melting of Sn. After the evaporation, the bonding layer 130 is bound to and in electrical contact with the conductive pad 120 , so as to form said structural features. Detailed method and parameters of said heating will be shown later in the present description.
- a thickness of the conductive pad 120 is less than or equal to 2 ⁇ m. In some embodiments, the thickness of the conductive pad 120 is less than or equal to 0.5 ⁇ m. In some embodiments, a thickness of the bonding layer 130 ranges from about 0.2 ⁇ m to about 2 ⁇ m. In some embodiments, the thickness of the bonding layer 130 preferably ranges from about 0.3 ⁇ m to about 1 ⁇ m. The considerations of a lowest limit of the thicknesses of the conductive pad 120 and the bonding layer 130 is to ensure that enough spaces are present for the interstitial diffusion between the solder material and the noble metal (and/or Ni).
- the thicknesses described herein are maximum lengths of the element (e.g., the bonding layer 130 , or the conductive pad 120 ) perpendicular to the extending direction of the substrate 110 in said cross sectional views of the figures.
- the bonding layer 130 shall be thin enough (i.e., less than 2 ⁇ m and preferably less than 1 ⁇ m) to lower a thermal conductivity thereof so as to perform better heat dissipation for the micro-bonding structure 100 .
- an ability to resist damages caused by a shear stress applied to the bonding layer 130 or the micro-bonding structure 100 is enough to avoid the micro-bonding structure suffering from damages.
- the thickness of the bonding layer 130 is much thinner than conventional layers for use of bonding (e.g., conventional welding), a resistance of the bonding layer 130 is reduced with a significant amount such that an energy consumption for operating the micro device 140 bonded on the bonding layer 130 can be reduced.
- FIG. 3A is a schematic cross-sectional view of an enlarged view which focuses on one micro device 140 and a portion of the substrate 110 where the micro device 140 is bonded thereon according to some embodiments of the present disclosure.
- the micro device 140 can include a first type semiconductor layer 142 , a second type semiconductor layer 144 on the first type semiconductor layer 142 , and an active layer 146 between and in contact with the first type semiconductor layer 142 and the second type semiconductor layer 144 .
- the first and second type semiconductor layers 142 , 144 can be p-type and n-type semiconductor layers respectively, and the active layer 146 can be a quantum well or a multiple quantum well, but should not be limited thereto.
- the first type semiconductor layer 142 (e.g., a p-type semiconductor layer) is thinner than the second type semiconductor layer 144 (e.g., an n-type semiconductor layer), and the first type semiconductor layer 142 of the micro device 140 faces the substrate 110 .
- a thickness of a filling material 112 (e.g., a dielectric material) optionally present as shown in FIG. 3A to fill an empty space and exposes at least a portion of the second type semiconductor layer 144 can have a larger range of tolerance. The reason is that one of functions of the filling material 112 is to prevent a current shortage between the first type semiconductor layer 142 and the second type semiconductor layer 144 .
- a height H of the filling material 112 relative to the substrate 110 may be greater than a height H 1 of the active layer 146 relative to the substrate 110 but smaller than a height H 2 of the micro device 140 relative to the substrate 110 as indicated in FIG. 3A .
- the larger range of tolerance of the height H is allowed for the configuration that the first type semiconductor layer 142 of the micro device 140 faces the substrate 110 (i.e., p-side down).
- the filling material 112 is on the substrate 110 and is in contact with the conductive pad 120 , the bonding layer 130 , and the micro device 140 .
- the height H 2 of the micro device 140 relative to the substrate 110 is smaller than a lateral length L 1 of the micro device 140 as indicated in FIG. 3A so as to further enhance the ability to resist damages caused by the shear stress applied to the micro-bonding structure 100 .
- the lateral length L 1 of the micro device 140 is measured in a direction perpendicular to the height H 2 .
- a lateral length of the micro device 140 is equal to or smaller than 50 ⁇ m. In some embodiments, the lateral length of the micro device 140 is equal to or smaller than 20 ⁇ m.
- the lateral lengths described herein are maximum lengths of the micro device 140 parallel to an extending direction of the substrate 110 in a side (cross-sectional) view as shown in FIGS. 1, 3A, and 3B .
- an area of the conductive pad 120 which is used to be in contact with the bonding layer 130 is less than or equal to 2500 ⁇ m 2 , such as a 50 ⁇ m ⁇ 50 ⁇ m square area, but should not be limited thereto.
- a bonding between the bonding layer 130 and the conductive pad 120 is mainly performed by an interstitial diffusion between the solder material and the noble metal (and/or Ni) at a temperature below the melting point of Sn, a location accuracy of the micro device 140 on the substrate 110 does not deteriorate since the solder material (e.g., Sn) is not melted. Besides, qualities of the micro device 140 and other components (e.g. circuits) on the substrate 110 are maintained after said bonding due to said temperature which is lower than a conventional bonding temperature.
- said interstitial diffusion with an aid of the liquid layer works well for the purpose of bonding with a micro device 140 having a size (lateral length and/or thickness) less than about 50 ⁇ m.
- a conventional welding e.g., melting Sn
- a capillary force of the liquid layer is not able to hold the device within a controllable region, and said interstitial diffusion may not be able to firmly bond a bonding layer and a device to a conductive pad.
- the micro-bonding structure 100 further includes a first adhesive layer 170 between the conductive pad 120 and the substrate 110 .
- the first adhesive layer 170 may include titanium (Ti), titanium tungsten (TiW), chromium (Cr), molybdenum (Mo), molybdenum titanium (MoTi), or combinations thereof, and should not be limited thereto.
- the micro-bonding structure 100 further includes a second adhesive layer 180 between the micro device 140 and the bonding layer 130 .
- the second adhesive layer 180 includes titanium (Ti), titanium tungsten (TiW), chromium (Cr), nickel (Ni), nickel chromium (NiCr), copper (Cu), molybdenum (Mo), molybdenum titanium (MoTi) or combinations thereof, and should not be limited thereto.
- the first and second adhesive layers 170 , 180 can enhance qualities of bonding between the conductive pad 120 and the substrate 110 and between the micro device 140 and the bonding layer 130 respectively, so as to prevent separations during and after formation processes of the micro-bonding structure 100 .
- the micro-bonding structure 100 further includes at least one electrode 190 between the bonding layer 130 (or the second adhesive layer 180 ) and the micro device 140 for an electrical contact between the micro device 140 and the conductive pad 120 .
- the electrode 190 may include gold (Au), Silver (Ag), platinum (Pt), Cr/Au, Pt/Au, Ti/Pt/Au, Ti/Au, Ni/Au-zinc (Zn), Ni/Au, Ni/silicon (Si), Ni/Cr/Au, palladium (Pd)/Au, or tungsten silicon (WSi), but should not be limited thereto.
- FIG. 3B is a schematic cross-sectional view of an enlarged view which focuses on one micro device 140 and a portion of the substrate 110 where the micro device 140 is bonded thereon according to some embodiments of the present disclosure.
- the bonding layer 130 is a patterned bonding layer including at least two isolated portions (e.g., left and right bonding layer 130 as shown in FIG. 3B ), and the isolated portions are electrically isolated from one another.
- the second adhesive layer 180 , the electrode 190 , the conductive pad 120 , and the first adhesive layer 170 can also have at least two isolated portions respectively as shown in FIG. 3B .
- FIG. 4 is a schematic flow chart of a method 200 for bonding a micro device 140 to a substrate 110 according to some embodiments of the present disclosure.
- FIGS. 5A-5C each is a schematic cross-sectional view of one of intermediate steps of the method 200 of FIG.
- the method 200 begins with operation 210 in which a bonding layer 130 is formed on the micro device 140 .
- a thickness of the bonding layer 130 ranges from about 0.2 ⁇ m to about 2 ⁇ m, and preferably ranges from about 0.3 ⁇ m to about 1 ⁇ m in some embodiments.
- the method 200 continues with operation 220 in which the substrate 110 is prepared with a conductive pad 120 thereon (e.g., referred to FIG. 5A ).
- the method 200 continues with operation 230 in which a liquid layer 510 is formed on the conductive pad 120 (e.g., referred to FIG. 5A ).
- the method 200 continues with operation 240 in which the micro device 140 is placed over the substrate 110 and is in contact with the liquid layer 510 (e.g., referred to FIG. 5B ).
- the method 200 continues with operation 250 in which at least one of the bonding layer 130 and the conductive pad 120 is heated (as indicated by a heating process H shown in FIG. 5C ) to a temperature below a melting point of one of the bonding layer 130 and the conductive pad 120 having lower melting point with a heating rate less than or equal to 12 degrees Celsius per minute to gradually evaporate the liquid layer 510 (e.g., referred to FIG. 5C ).
- the liquid layer 510 is formed on the conductive pad 120 .
- the micro device 140 is placed over the substrate 110 and is in contact with the liquid layer 510 , so that the micro device 140 is gripped by a capillary force produced by the liquid layer 510 and is substantially held in a position within a controllable region on the substrate 110 .
- the bonding layer 130 can be formed by electroless plating, electroplating, sputtering, thermal evaporating, or electron gun evaporating.
- the first adhesive layer 170 is formed on the substrate 110 , and then the conductive pad 120 is formed on the first adhesive layer 170 .
- the micro device 140 is prepared with at least one electrode 190 thereon, and the bonding layer 130 is formed on the electrode 190 .
- a second adhesive layer 180 is formed on the electrode 190 , then the bonding layer 130 is formed on the second adhesive layer 180 .
- the first and second adhesive layers 170 , 180 may include titanium (Ti), tungsten titanium (TiW), but should not be limited thereto.
- the bonding layer 130 and/or the conductive pad 120 is heated (as indicated by the heating process H shown in FIG. 5C ) to a temperature below a melting point of one of the bonding layer 130 and the conductive pad 120 having lower melting point with a heating rate less than or equal to about 12 degrees Celsius per minute to gradually evaporate the liquid layer 510 , so that the bonding layer 130 is in contact with the conductive pad 120 to form a plurality of voids 160 between the bonding layer 130 and the conductive pad 120 by a roughness of the bonding layer 130 and a roughness of the conductive pad 120 .
- Said heating can drive away water in the liquid layer 510 so that a solid diffusion can occur between the bonding layer 130 and the conductive pad 120 .
- the heating rate is less than or equal to 10.33 degrees Celsius per minute.
- Said heating rate is determined in accordance with the feasibility of holding the micro device 140 within a controllable region. The heating rate shall be slow enough, otherwise the contact between the conductive pad 120 and the bonding layer 130 will be split apart due to a quick evaporation of the liquid layer 510 .
- the interstitial diffusion occurs between the bonding layer 130 and the conductive pad 120 to form a diffusive bonding portion 150 .
- the diffusive bonding portion 150 is formed within an environment with a reducing gas G (e.g., hydrogen, H 2 ) therein, so as to avoid oxidation.
- a reducing gas G e.g., hydrogen, H 2
- Said temperature can be less than or equal to 200 degrees Celsius. In some embodiments, said temperature is about 180 degrees Celsius.
- the interstitial diffusion is mainly a diffusion of a noble metal (and/or Ni) of the conductive pad 120 into a solder material of the bonding layer 130 since a diffusion coefficient of a diffusion from the noble metal (e.g., Cu) to the solder material (e.g., Sn) is higher than a diffusion coefficient of a diffusion from the solder material (e.g., Sn) to the noble metal (e.g., Cu).
- the heating rate e.g., 10.33 degrees Celsius per minute
- the temperature e.g., 180 degrees Celsius
- heating process H can provide a diffusive bonding portion 150 which is much thinner compared with known processes in which a eutectic bonding layer is formed by melting materials on an interface of two layers in contact. Materials which can be included by the noble metal and the solder material respectively have been mentioned before and will not be repeated again.
- FIG. 5D is a schematic cross-sectional view of an optional intermediate step of the method 200 according to some embodiments of the present disclosure.
- an external pressure P is applied to the conductive pad 120 and the bonding layer 130 .
- the external pressure P larger than or equal to about 1 ⁇ 4 atm can be applied such that the conductive pad 120 and the bonding layer 130 is suffered from a compressive pressure which is larger than or equal to about 5/4 atm, and the bonding strength between the conductive pad 120 and the bonding layer 130 is further enhanced.
- the external pressure P can increase a diffusion rate between the conductive pad 120 and the bonding layer 130 .
- the external pressure P can be applied by varying the environmental pressure, such as varying a pressure of a chamber which contains the micro-bonding structure 100 .
- the external pressure P can be applied by a flat plate additionally placed on the micro devices 140 .
- embodiments of the present disclosure provide a micro-bonding structure and a method for bonding a micro device to a substrate at a temperature below the melting point of a soldering material, in which the micro device has a tiny lateral length (e.g. equal to or smaller than 50 ⁇ m) compared to that of a conventional device (e.g. a conventional LED die).
- Special features of voids are on an interface of a conductive pad and a bonding layer due to appropriate heating rate and an end point temperature of heating. As such, a solid bonding can be formed and qualities of the micro device and related circuits are maintained after said bonding.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Pressure Welding/Diffusion-Bonding (AREA)
Abstract
A micro-bonding structure including a substrate, a conductive pad, a bonding layer, a micro device, and a diffusive bonding portion is provided. The conductive pad is on the substrate. The bonding layer is on the conductive pad. A thickness of the bonding layer ranges from about 0.2 μm to about 2 μm. The micro device is on the bonding layer. The diffusive bonding portion is between and electrically connected with the bonding layer and the conductive pad. The diffusive bonding portion consists of at least a part of elements from the bonding layer and at least a part of elements from the conductive pad. A plurality of voids are between the bonding layer and the conductive pad, and one of the voids is bounded by the diffusive bonding portion and at least one of the conductive pad and the bonding layer.
Description
The present application is a continuation-in-part application of U.S. application Ser. No. 16/043,147, filed Jul. 23, 2018 which is herein incorporated by reference.
The present disclosure relates to a micro-bonding structure and a method of forming the micro-bonding structure.
The statements in this section merely provide background information related to the present disclosure and do not necessarily constitute prior art.
In recent years, micro devices have become popular in various applications. Among all technical aspects of micro devices, transfer process is one of the most challenging tasks for micro devices to be commercialized. One of the important issues of the transfer process is bonding the micro devices to a substrate.
According to some embodiments of the present disclosure, a micro-bonding structure including a substrate, a conductive pad, a bonding layer, a micro device, and a diffusive bonding portion is provided. The conductive pad is on the substrate. The bonding layer is on the conductive pad. The micro device is on the bonding layer. A thickness of the bonding layer ranges from about 0.2 μm to about 2 μm. The diffusive bonding portion is between and electrically connected with the bonding layer and the conductive pad. The diffusive bonding portion consists of at least a part of elements from the bonding layer and at least a part of elements from the conductive pad. A plurality of voids are between the bonding layer and the conductive pad, and one of the voids is bounded by the diffusive bonding portion and at least one of the conductive pad and the bonding layer.
According to some embodiments of the present disclosure, a method of forming a micro-bonding structure is provided. The method includes: forming a bonding layer on the micro device, wherein a thickness of the bonding layer ranges from about 0.2 μm to about 2 μm; preparing the substrate with a conductive pad thereon; forming a liquid layer on the conductive pad; placing the micro device over the substrate and contacting the micro device with the liquid layer; and heating at least one of the bonding layer and the conductive pad to a temperature below a melting point of one of the bonding layer and the conductive pad having lower melting point with a heating rate less than or equal to 12 degree Celsius per minute to gradually evaporate the liquid layer, so that the bonding layer is in contact with the conductive pad to form a plurality of voids between the bonding layer and the conductive pad, and an interstitial diffusion occurs between the bonding layer and the conductive pad to form a diffusive bonding portion.
It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the disclosure as claimed.
The disclosure can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:
Reference will now be made in detail to the present embodiments of the disclosure, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
In various embodiments, description is made with reference to figures. However, certain embodiments may be practiced without one or more of these specific details, or in combination with other known methods and configurations. In the following description, numerous specific details are set forth, such as specific configurations, dimensions and processes, etc., in order to provide a thorough understanding of the present disclosure. In other instances, well-known semiconductor processes and manufacturing techniques have not been described in particular detail in order to not unnecessarily obscure the present disclosure. Reference throughout this specification to “one embodiment,” “an embodiment”, “some embodiments” or the like means that a particular feature, structure, configuration, or characteristic described in connection with the embodiment is included in at least one embodiment of the disclosure. Thus, the appearances of the phrase “in one embodiment,” “in an embodiment”, “in some embodiments” or the like in various places throughout this specification are not necessarily referring to the same embodiment of the disclosure. Furthermore, the particular features, structures, configurations, or characteristics may be combined in any suitable manner in one or more embodiments.
The terms “over,” “to,” “between” and “on” as used herein may refer to a relative position of one layer with respect to other layers. One layer “over” or “on” another layer or bonded “to” another layer may be directly in contact with the other layer or may have one or more intervening layers. One layer “between” layers may be directly in contact with the layers or may have one or more intervening layers.
In one aspect, a micro-bonding structure 100 is provided. Although most of terms described in the following disclosure use singular nouns, said terms may also be plural in accordance with figures or practical applications. Reference is made to FIGS. 1, and 2A to 2C . FIG. 1 is a schematic cross-sectional view of a micro-bonding structure 100 according to some embodiments of the present disclosure. FIG. 2A is an enlarged cross-sectional view of a portion of a micro-bonding portion B as indicated in FIG. 1 according to some embodiments of the present disclosure. FIG. 2B is an enlarged cross-sectional view of a portion of a micro-bonding portion B as indicated in FIG. 1 according to some embodiments of the present disclosure. FIG. 2C is an enlarged cross-sectional view of a portion of the micro-bonding portion as indicated in FIG. 1 according to some embodiments of the present disclosure. In some embodiments, a micro-bonding structure 100 including a substrate 110, a conductive pad 120, a bonding layer 130, a micro device 140, and a diffusive bonding portion 150 is provided. The conductive pad 120 is on the substrate 110. The bonding layer 130 is on the conductive pad 120. The micro device 140 is on the bonding layer 130. The diffusive bonding portion 150 is between and electrically connected with the bonding layer 130 and the conductive pad 120.
In some embodiments, one of the conductive pad 120 and the bonding layer 130 includes one of copper (Cu), tin (Sn), titanium (Ti), and indium (In), and said one of Cu, Sn, Ti, and In accounts for more than half of a number of atoms of said one of the conductive pad 120 and the bonding layer 130. In some embodiments, the conductive pad 120 includes a noble metal, and the noble metal accounts for more than half of a number of atoms of the conductive pad 120. The noble metal may include copper (Cu), but should not be limited thereto. Other noble metals are also within the scope of the present disclosure, such as ruthenium (Ru), rhodium (Rh), palladium (Pd), silver (Ag), platinum (Pt), and gold (Au). In some embodiments, the conductive pad 120 includes nickel (Ni). In some embodiments, the conductive pad 120 includes a combination of copper (Cu) and nickel (Ni), and Cu accounts for more than half of a number of atoms of the conductive pad 120. Whether a material is the main material of the conductive pad 120 can be determined by whether the diffusion coefficient of a diffusion from said material (e.g., Cu) to another material of the bonding layer 130 in contact therewith is high enough (e.g., equal to or greater than the order of about 10−13 (m2/s) at 190 degrees Celsius), but should not be limited thereto.
In some embodiments, the bonding layer 130 includes a solder material, and the solder material accounts for more than half of a number of atoms of the bonding layer 130. The solder material may include tin (Sn), lead (Pb), bismuth (Bi), a combination of Sn and Pb, a combination of Sn and Bi, a combination of Bi and Pb, or a combination of Sn, Pb, and Pb, but should not be limited thereto. In some embodiments, Sn accounts for more than half of a number of atoms of the bonding layer 130. In some embodiments, a surface roughness of one of the conductive pad 120 and the bonding layer 130 is less than or equal to 80 nm. In some embodiments, the diffusion coefficient of a diffusion from the conductive pad 120 to the bonding layer 130 is greater than a diffusion coefficient of a diffusion from the bonding layer 130 to the conductive pad 120, so that atoms of the diffusion from the conductive pad 120 to the bonding layer 130 is more than atoms of the diffusion from the bonding layer 130 to the conductive pad 120. For example, a diffusion coefficient of a diffusion from Cu to Sn is about 4.49×10−11 (m2/s) at 190 degrees Celsius, while a diffusion coefficient of a diffusion from Sn to Cu is about 3.10×10−25 (m2/s) at 190 degrees Celsius (e.g., referred to Table I of Z. Mei, A. J. Sunwoo and J. W. Morris, Jr., Metall. Trans. A 23A, 857 (1992)). Therefore, Cu is more likely to diffuse into Sn through an interstitial diffusion. Although the interstitial diffusion may be a dominant diffusion mechanism for a diffusion from Cu to Sn, other diffusion mechanisms such as a vacancy diffusion may also occur (e.g., diffusion of Sn into Cu vacancies, but should not be limited thereto, wherein Cu vacancies are caused by said interstitial diffusion).
Enlarged views of a portion of the micro-bonding portion B in FIG. 1 are shown in FIGS. 2A, 2B, and 2C . The diffusive bonding portion 150 is between and is electrically connected with the bonding layer 130 and the conductive pad 120. The diffusive bonding portion 150 consists of at least a part of elements from the bonding layer 130 and at least a part of elements from the conductive pad 120. A plurality of voids 160 are between the bonding layer 130 and the conductive pad 120, and one of the voids 160 is bounded by the diffusive bonding portion 150 and at least one of the conductive pad 120 and the bonding layer 130.
In some embodiments, the diffusive bonding portion 150 has a first part 1502 and a second part 1504 respectively in contact with the conductive pad 120 and the bonding layer 130. In some embodiments, a volume of the second part 1504 is greater than a volume of the first part 1502. In some embodiments, a volume of the second part 1504 is equal to a volume of the first part 1502. In some embodiments, a volume of the second part 1504 is less than a volume of the first part 1502. Different volumes between the first part 1502 and the second part 1504 may be due to different diffusion coefficients of the diffusion from the conductive pad 120 to the bonding layer 130 and the diffusion from the bonding layer 130 to the conductive pad 120, but should not be limited thereto.
In some embodiments, the voids 160 are bounded by a part of a periphery of the diffusive bonding portion 150, a part of a periphery of the conductive pad 120 facing the bonding layer 130, and a part of a periphery of the bonding layer 130 facing the conductive pad 120 (e.g., referred to FIG. 2A ). In some embodiments, at least one of the voids 160 is bounded by a part of a periphery of the diffusive bonding portion 150 and a part of a periphery of the conductive pad 120, but is not directly bounded by any part of a periphery of the bonding layer 130 (e.g., referred to FIG. 2B ). In some embodiments, at least one of the voids 160 is bounded by a part of a periphery of the diffusive bonding portion 150 and a part of a periphery of the bonding layer 130, but is not directly bounded by any part of a periphery of the conductive pad 120 (e.g., referred to FIG. 2C ). The difference between the embodiments illustrated by FIGS. 2A, 2B , and 2C may be due to a time duration of heating, an end point temperature during the heating, or a difference of diffusion coefficients of selected materials, but should not be limited thereto. In some embodiments, a vertical length L of one of the voids 160 is less than or equal to 200 nm. The definition of the vertical length L indicated in FIGS. 2A to 2C is a length of one of the voids 160 perpendicular to an extension direction of a surface of the conductive pad 120 in contact with the bonding layer 130 from a macroscopic (e.g., FIG. 1 ) point of view. In some embodiments, the structural features mentioned above in the present and the previous two paragraphs can be performed by first forming a liquid layer on the conductive pad 120 and contacting the bonding layer 130 with the liquid layer, and then heating at least one of the conductive pad 120 and the bonding layer 130 to a temperature below the melting point of Sn to cause an evaporation of the liquid layer and to prevent melting of Sn. After the evaporation, the bonding layer 130 is bound to and in electrical contact with the conductive pad 120, so as to form said structural features. Detailed method and parameters of said heating will be shown later in the present description.
In some embodiments, a thickness of the conductive pad 120 is less than or equal to 2 μm. In some embodiments, the thickness of the conductive pad 120 is less than or equal to 0.5 μm. In some embodiments, a thickness of the bonding layer 130 ranges from about 0.2 μm to about 2 μm. In some embodiments, the thickness of the bonding layer 130 preferably ranges from about 0.3 μm to about 1 μm. The considerations of a lowest limit of the thicknesses of the conductive pad 120 and the bonding layer 130 is to ensure that enough spaces are present for the interstitial diffusion between the solder material and the noble metal (and/or Ni). The thicknesses described herein are maximum lengths of the element (e.g., the bonding layer 130, or the conductive pad 120) perpendicular to the extending direction of the substrate 110 in said cross sectional views of the figures. Besides, the bonding layer 130 shall be thin enough (i.e., less than 2 μm and preferably less than 1 μm) to lower a thermal conductivity thereof so as to perform better heat dissipation for the micro-bonding structure 100. In addition, an ability to resist damages caused by a shear stress applied to the bonding layer 130 or the micro-bonding structure 100 is enough to avoid the micro-bonding structure suffering from damages. Furthermore, since the thickness of the bonding layer 130 is much thinner than conventional layers for use of bonding (e.g., conventional welding), a resistance of the bonding layer 130 is reduced with a significant amount such that an energy consumption for operating the micro device 140 bonded on the bonding layer 130 can be reduced.
Reference is made to FIGS. 3A and 3B . FIG. 3A is a schematic cross-sectional view of an enlarged view which focuses on one micro device 140 and a portion of the substrate 110 where the micro device 140 is bonded thereon according to some embodiments of the present disclosure. The micro device 140 can include a first type semiconductor layer 142, a second type semiconductor layer 144 on the first type semiconductor layer 142, and an active layer 146 between and in contact with the first type semiconductor layer 142 and the second type semiconductor layer 144. The first and second type semiconductor layers 142, 144 can be p-type and n-type semiconductor layers respectively, and the active layer 146 can be a quantum well or a multiple quantum well, but should not be limited thereto. In some embodiments, the first type semiconductor layer 142 (e.g., a p-type semiconductor layer) is thinner than the second type semiconductor layer 144 (e.g., an n-type semiconductor layer), and the first type semiconductor layer 142 of the micro device 140 faces the substrate 110. Under this configuration, a thickness of a filling material 112 (e.g., a dielectric material) optionally present as shown in FIG. 3A to fill an empty space and exposes at least a portion of the second type semiconductor layer 144 can have a larger range of tolerance. The reason is that one of functions of the filling material 112 is to prevent a current shortage between the first type semiconductor layer 142 and the second type semiconductor layer 144. Therefore, a height H of the filling material 112 relative to the substrate 110 may be greater than a height H1 of the active layer 146 relative to the substrate 110 but smaller than a height H2 of the micro device 140 relative to the substrate 110 as indicated in FIG. 3A . As a result, the larger range of tolerance of the height H is allowed for the configuration that the first type semiconductor layer 142 of the micro device 140 faces the substrate 110 (i.e., p-side down). Specifically, the filling material 112 is on the substrate 110 and is in contact with the conductive pad 120, the bonding layer 130, and the micro device 140. Furthermore, since a carrier concentration of the p-type semiconductor layer is lower than a carrier concentration of the n-type semiconductor layer, thinner p-type semiconductor layer can enhance efficiency of the micro device 140 (e.g., a micro light-emitting diode). In some embodiments, the height H2 of the micro device 140 relative to the substrate 110 is smaller than a lateral length L1 of the micro device 140 as indicated in FIG. 3A so as to further enhance the ability to resist damages caused by the shear stress applied to the micro-bonding structure 100. In general, the lateral length L1 of the micro device 140 is measured in a direction perpendicular to the height H2.
In some embodiments, a lateral length of the micro device 140 is equal to or smaller than 50 μm. In some embodiments, the lateral length of the micro device 140 is equal to or smaller than 20 μm. The lateral lengths described herein are maximum lengths of the micro device 140 parallel to an extending direction of the substrate 110 in a side (cross-sectional) view as shown in FIGS. 1, 3A, and 3B . In some embodiments, an area of the conductive pad 120 which is used to be in contact with the bonding layer 130 is less than or equal to 2500 μm2, such as a 50 μm×50 μm square area, but should not be limited thereto. Since a bonding between the bonding layer 130 and the conductive pad 120 is mainly performed by an interstitial diffusion between the solder material and the noble metal (and/or Ni) at a temperature below the melting point of Sn, a location accuracy of the micro device 140 on the substrate 110 does not deteriorate since the solder material (e.g., Sn) is not melted. Besides, qualities of the micro device 140 and other components (e.g. circuits) on the substrate 110 are maintained after said bonding due to said temperature which is lower than a conventional bonding temperature.
It should be noted that, said interstitial diffusion with an aid of the liquid layer works well for the purpose of bonding with a micro device 140 having a size (lateral length and/or thickness) less than about 50 μm. In other cases with a size of a device much larger than 50 μm (e.g., 100 μm), a conventional welding (e.g., melting Sn) should be performed for the bonding since a capillary force of the liquid layer is not able to hold the device within a controllable region, and said interstitial diffusion may not be able to firmly bond a bonding layer and a device to a conductive pad.
In some embodiments, the micro-bonding structure 100 further includes a first adhesive layer 170 between the conductive pad 120 and the substrate 110. The first adhesive layer 170 may include titanium (Ti), titanium tungsten (TiW), chromium (Cr), molybdenum (Mo), molybdenum titanium (MoTi), or combinations thereof, and should not be limited thereto. In some embodiments, the micro-bonding structure 100 further includes a second adhesive layer 180 between the micro device 140 and the bonding layer 130. The second adhesive layer 180 includes titanium (Ti), titanium tungsten (TiW), chromium (Cr), nickel (Ni), nickel chromium (NiCr), copper (Cu), molybdenum (Mo), molybdenum titanium (MoTi) or combinations thereof, and should not be limited thereto. The first and second adhesive layers 170, 180 can enhance qualities of bonding between the conductive pad 120 and the substrate 110 and between the micro device 140 and the bonding layer 130 respectively, so as to prevent separations during and after formation processes of the micro-bonding structure 100.
In some embodiments, the micro-bonding structure 100 further includes at least one electrode 190 between the bonding layer 130 (or the second adhesive layer 180) and the micro device 140 for an electrical contact between the micro device 140 and the conductive pad 120. The electrode 190 may include gold (Au), Silver (Ag), platinum (Pt), Cr/Au, Pt/Au, Ti/Pt/Au, Ti/Au, Ni/Au-zinc (Zn), Ni/Au, Ni/silicon (Si), Ni/Cr/Au, palladium (Pd)/Au, or tungsten silicon (WSi), but should not be limited thereto.
In another aspect, a method 200 of forming a micro bonding structure 100 is provided. Although most of terms described in the following disclosure use singular nouns, said terms may also be plural in accordance with figures or practical applications. It should be noted that, properties of elements or terms illustrated in previous few paragraphs related to the micro-bonding structure 100 can be applied to the following embodiments related to the method 200, and some of which will not be repeated herein for simplicity. Reference is made to FIGS. 1 to 5C . FIG. 4 is a schematic flow chart of a method 200 for bonding a micro device 140 to a substrate 110 according to some embodiments of the present disclosure. FIGS. 5A-5C each is a schematic cross-sectional view of one of intermediate steps of the method 200 of FIG. 4 according to some embodiments of the present disclosure. The method 200 begins with operation 210 in which a bonding layer 130 is formed on the micro device 140. A thickness of the bonding layer 130 ranges from about 0.2 μm to about 2 μm, and preferably ranges from about 0.3 μm to about 1 μm in some embodiments. The method 200 continues with operation 220 in which the substrate 110 is prepared with a conductive pad 120 thereon (e.g., referred to FIG. 5A ). The method 200 continues with operation 230 in which a liquid layer 510 is formed on the conductive pad 120 (e.g., referred to FIG. 5A ). The method 200 continues with operation 240 in which the micro device 140 is placed over the substrate 110 and is in contact with the liquid layer 510 (e.g., referred to FIG. 5B ). The method 200 continues with operation 250 in which at least one of the bonding layer 130 and the conductive pad 120 is heated (as indicated by a heating process H shown in FIG. 5C ) to a temperature below a melting point of one of the bonding layer 130 and the conductive pad 120 having lower melting point with a heating rate less than or equal to 12 degrees Celsius per minute to gradually evaporate the liquid layer 510 (e.g., referred to FIG. 5C ).
Reference is made to FIGS. 5A and 5B . The liquid layer 510 is formed on the conductive pad 120. After the bonding layer 130 is formed on the micro device 140 and the conductive pad 120 is prepared on the substrate 110, the micro device 140 is placed over the substrate 110 and is in contact with the liquid layer 510, so that the micro device 140 is gripped by a capillary force produced by the liquid layer 510 and is substantially held in a position within a controllable region on the substrate 110. In some embodiments, the bonding layer 130 can be formed by electroless plating, electroplating, sputtering, thermal evaporating, or electron gun evaporating. In some embodiments, the first adhesive layer 170 is formed on the substrate 110, and then the conductive pad 120 is formed on the first adhesive layer 170. In some embodiments, the micro device 140 is prepared with at least one electrode 190 thereon, and the bonding layer 130 is formed on the electrode 190. In some embodiments, a second adhesive layer 180 is formed on the electrode 190, then the bonding layer 130 is formed on the second adhesive layer 180. The first and second adhesive layers 170, 180 may include titanium (Ti), tungsten titanium (TiW), but should not be limited thereto.
Reference is made to FIG. 5C . The bonding layer 130 and/or the conductive pad 120 is heated (as indicated by the heating process H shown in FIG. 5C ) to a temperature below a melting point of one of the bonding layer 130 and the conductive pad 120 having lower melting point with a heating rate less than or equal to about 12 degrees Celsius per minute to gradually evaporate the liquid layer 510, so that the bonding layer 130 is in contact with the conductive pad 120 to form a plurality of voids 160 between the bonding layer 130 and the conductive pad 120 by a roughness of the bonding layer 130 and a roughness of the conductive pad 120. Said heating can drive away water in the liquid layer 510 so that a solid diffusion can occur between the bonding layer 130 and the conductive pad 120. In some embodiments, the heating rate is less than or equal to 10.33 degrees Celsius per minute. Said heating rate is determined in accordance with the feasibility of holding the micro device 140 within a controllable region. The heating rate shall be slow enough, otherwise the contact between the conductive pad 120 and the bonding layer 130 will be split apart due to a quick evaporation of the liquid layer 510. During said heating process H, the interstitial diffusion occurs between the bonding layer 130 and the conductive pad 120 to form a diffusive bonding portion 150. In some embodiments, the diffusive bonding portion 150 is formed within an environment with a reducing gas G (e.g., hydrogen, H2) therein, so as to avoid oxidation. Said temperature (i.e., end point temperature) can be less than or equal to 200 degrees Celsius. In some embodiments, said temperature is about 180 degrees Celsius. In some embodiments, the interstitial diffusion is mainly a diffusion of a noble metal (and/or Ni) of the conductive pad 120 into a solder material of the bonding layer 130 since a diffusion coefficient of a diffusion from the noble metal (e.g., Cu) to the solder material (e.g., Sn) is higher than a diffusion coefficient of a diffusion from the solder material (e.g., Sn) to the noble metal (e.g., Cu). With the heating rate (e.g., 10.33 degrees Celsius per minute) and the temperature (e.g., 180 degrees Celsius) mentioned above, the conductive pad 120 and the bonding layer 130 do not melt on an interface therebetween during said interstitial diffusion. As a result, voids 160 formed upon contact between the conductive pad 120 and the bonding layer 130 is not filled during the heating process H. As such, said heating process H can provide a diffusive bonding portion 150 which is much thinner compared with known processes in which a eutectic bonding layer is formed by melting materials on an interface of two layers in contact. Materials which can be included by the noble metal and the solder material respectively have been mentioned before and will not be repeated again.
Reference is made to FIG. 5D . FIG. 5D is a schematic cross-sectional view of an optional intermediate step of the method 200 according to some embodiments of the present disclosure. In some embodiments, after the evaporation, an external pressure P is applied to the conductive pad 120 and the bonding layer 130. Specifically, in an environmental pressure which is 1 atmospheric pressure (atm), the external pressure P larger than or equal to about ¼ atm can be applied such that the conductive pad 120 and the bonding layer 130 is suffered from a compressive pressure which is larger than or equal to about 5/4 atm, and the bonding strength between the conductive pad 120 and the bonding layer 130 is further enhanced. Furthermore, the external pressure P can increase a diffusion rate between the conductive pad 120 and the bonding layer 130. In some embodiments, the external pressure P can be applied by varying the environmental pressure, such as varying a pressure of a chamber which contains the micro-bonding structure 100. In some embodiments, the external pressure P can be applied by a flat plate additionally placed on the micro devices 140.
In summary, embodiments of the present disclosure provide a micro-bonding structure and a method for bonding a micro device to a substrate at a temperature below the melting point of a soldering material, in which the micro device has a tiny lateral length (e.g. equal to or smaller than 50 μm) compared to that of a conventional device (e.g. a conventional LED die). Special features of voids are on an interface of a conductive pad and a bonding layer due to appropriate heating rate and an end point temperature of heating. As such, a solid bonding can be formed and qualities of the micro device and related circuits are maintained after said bonding.
Although the present disclosure has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present disclosure without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the present disclosure cover modifications and variations of this disclosure provided they fall within the scope of the following claims.
Claims (19)
1. A micro-bonding structure, comprising:
a substrate;
a conductive pad on the substrate;
a bonding layer on the conductive pad, wherein a thickness of the bonding layer ranges from about 0.2 μm to about 2 μm;
a micro device on the bonding layer; and
a diffusive bonding portion between and electrically connected with the bonding layer and the conductive pad, wherein the diffusive bonding portion consists of at least a part of elements from the bonding layer and at least a part of elements from the conductive pad, and a plurality of voids are between the bonding layer and the conductive pad, and one of the voids is bounded by the diffusive bonding portion and at least one of the conductive pad and the bonding layer.
2. The micro-bonding structure of claim 1 , wherein the diffusive bonding portion is formed by heating at least one of the conductive pad and the bonding layer.
3. The micro-bonding structure of claim 1 , wherein the diffusive bonding portion is formed by applying an external pressure to the conductive pad and the bonding layer.
4. The micro-bonding structure of claim 1 , wherein the diffusive bonding portion is formed within an environment with a reducing gas therein.
5. The micro-bonding structure of claim 1 , wherein one of the conductive pad and the bonding layer comprises one of copper, tin, titanium, and indium, and said one of copper, tin, titanium, and indium accounts for more than half of a number of atoms of said one of the conductive pad and the bonding layer.
6. The micro-bonding structure of claim 1 , wherein a diffusion coefficient of a diffusion from the conductive pad to the bonding layer is greater than a diffusion coefficient of a diffusion from the bonding layer to the conductive pad.
7. The micro-bonding structure of claim 1 , further comprising a first adhesive layer between the conductive pad and the substrate.
8. The micro-bonding structure of claim 1 , further comprising a second adhesive layer between the micro device and the bonding layer.
9. The micro-bonding structure of claim 1 , further comprising at least one electrode between the bonding layer and the micro device.
10. The micro-bonding structure of claim 1 , wherein a lateral length of the micro device is equal to or smaller than 50 μm.
11. The micro-bonding structure of claim 1 , wherein a vertical length of one of the voids is less than or equal to 200 nm.
12. The micro-bonding structure of claim 1 , wherein a surface roughness of one of the conductive pad and the bonding layer is less than or equal to 80 nm.
13. The micro-bonding structure of claim 1 , wherein an area of the conductive pad is less than or equal to 2500 μm2.
14. The micro-bonding structure of claim 1 , wherein the bonding layer is a patterned bonding layer comprising at least two isolated portions, and the isolated portions are electrically isolated from one another.
15. The micro-bonding structure of claim 1 , wherein the micro device comprises:
a first type semiconductor layer;
an active layer on the first type semiconductor layer; and
a second type semiconductor layer on the active layer.
16. The micro-bonding structure of claim 15 , further comprising a filling material on the substrate and in contact with the conductive pad, the bonding layer, and the micro device, wherein a height of the filling material with respect to the substrate is greater than a height of the active layer with respect to the substrate, and smaller than a height of the micro device with respect to the substrate.
17. A method of forming a micro-bonding structure, comprising:
forming a bonding layer on the micro device, wherein a thickness of the bonding layer ranges from about 0.2 μm to about 2 μm;
preparing the substrate with a conductive pad thereon;
forming a liquid layer on the conductive pad;
placing the micro device over the substrate and contacting the micro device with the liquid layer; and
heating at least one of the bonding layer and the conductive pad to a temperature below a melting point of one of the bonding layer and the conductive pad having lower melting point with a heating rate less than or equal to about 12 degree Celsius per minute to gradually evaporate the liquid layer, so that the bonding layer is in contact with the conductive pad to form a plurality of voids between the bonding layer and the conductive pad, and an interstitial diffusion occurs between the bonding layer and the conductive pad to form a diffusive bonding portion.
18. The method of claim 17 , further comprising:
applying an external pressure to the conductive pad and the bonding layer such that the conductive pad and the bonding layer is suffered from a compressive pressure to enhance a bonding strength between the conductive pad and the bonding layer.
19. The method of claim 17 , wherein the diffusive bonding portion is formed within an environment with a reducing gas therein.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/371,144 US10388627B1 (en) | 2018-07-23 | 2019-04-01 | Micro-bonding structure and method of forming the same |
CN201910606173.0A CN110752194B (en) | 2018-07-23 | 2019-07-05 | Micro-adhesive structure and method of forming the same |
TW108124375A TWI711151B (en) | 2018-07-23 | 2019-07-10 | Micro-bonding structure and method of forming the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/043,147 US10347602B1 (en) | 2018-07-23 | 2018-07-23 | Micro-bonding structure |
US16/371,144 US10388627B1 (en) | 2018-07-23 | 2019-04-01 | Micro-bonding structure and method of forming the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/043,147 Continuation-In-Part US10347602B1 (en) | 2018-07-23 | 2018-07-23 | Micro-bonding structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US10388627B1 true US10388627B1 (en) | 2019-08-20 |
Family
ID=67620673
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/371,144 Active US10388627B1 (en) | 2018-07-23 | 2019-04-01 | Micro-bonding structure and method of forming the same |
Country Status (3)
Country | Link |
---|---|
US (1) | US10388627B1 (en) |
CN (1) | CN110752194B (en) |
TW (1) | TWI711151B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11611025B2 (en) | 2020-07-10 | 2023-03-21 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Display panel, manufacturing method thereof, and display device |
Citations (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6319810B1 (en) * | 1994-01-20 | 2001-11-20 | Fujitsu Limited | Method for forming solder bumps |
US6657707B1 (en) * | 2000-06-28 | 2003-12-02 | Advanced Micro Devices, Inc. | Metallurgical inspection and/or analysis of flip-chip pads and interfaces |
US20040235266A1 (en) * | 2003-05-19 | 2004-11-25 | Ziptronix, Inc. | Method of room temperature covalent bonding |
US20050067699A1 (en) * | 2003-09-29 | 2005-03-31 | Intel Corporation | Diffusion barrier layer for lead free package substrate |
US20050275096A1 (en) * | 2004-06-11 | 2005-12-15 | Kejun Zeng | Pre-doped reflow interconnections for copper pads |
US20060267157A1 (en) * | 2005-05-31 | 2006-11-30 | Edwards Darvin R | Solder joints for copper metallization having reduced interfacial voids |
US7170172B2 (en) * | 2001-12-13 | 2007-01-30 | Nec Electronics Corporation | Semiconductor device having a roughened surface |
EP2023384A1 (en) | 2006-05-29 | 2009-02-11 | NEC Corporation | Electronic component, semiconductor package and electronic device |
US20090096100A1 (en) * | 2007-10-10 | 2009-04-16 | Ryoichi Kajiwara | Semiconductor apparatus, manufacturing method of semiconductor apparatus, and joint material |
US20090134016A1 (en) * | 2007-11-28 | 2009-05-28 | International Business Machines Corporation | Underbump metallurgy employing sputter-deposited nickel titanium copper alloy |
US20090184411A1 (en) * | 2008-01-22 | 2009-07-23 | Samsung Electronics Co., Ltd | Semiconductor packages and methods of manufacturing the same |
US7601625B2 (en) * | 2004-04-20 | 2009-10-13 | Denso Corporation | Method for manufacturing semiconductor device having solder layer |
US20090297879A1 (en) * | 2008-05-12 | 2009-12-03 | Texas Instruments Incorporated | Structure and Method for Reliable Solder Joints |
US20110089567A1 (en) * | 2009-02-09 | 2011-04-21 | Hisao Ishikawa | Production Method and Production Apparatus of Tin or Solder Alloy for Electronic Components, and Solder Alloy |
US20110121464A1 (en) * | 2009-11-24 | 2011-05-26 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Electrical Interconnect with Stress Relief Void |
US20110193227A1 (en) * | 2010-02-11 | 2011-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Robust Flip Chip Interconnections |
US20110290863A1 (en) * | 2010-05-31 | 2011-12-01 | Ryoichi Kajiwara | Sintering silver paste material and method for bonding semiconductor chip |
US20130037940A1 (en) * | 2011-08-09 | 2013-02-14 | National Chiao Tung University | Method for inhibiting growth of intermetallic compounds |
US20130153646A1 (en) * | 2011-12-14 | 2013-06-20 | Yuan Ze University | Method for suppressing kirkendall voids formation at the interface between solder and copper pad |
US8517249B2 (en) * | 2007-03-12 | 2013-08-27 | Samsung Electronics Co., Ltd. | Soldering structure and method using Zn |
KR20130142630A (en) | 2012-06-20 | 2013-12-30 | 서울과학기술대학교 산학협력단 | Solder joint structure having tooth-like structure with excellent efficiency for suppressing the formation of kirkendall voids and method of manufacturing the same |
US20140112363A1 (en) * | 2012-10-24 | 2014-04-24 | Alfred Feitisch | Solderless mounting for semiconductor lasers |
US20140126955A1 (en) * | 2012-11-02 | 2014-05-08 | Yuan Ze University | Solder joint with a multilayer intermetallic compound structure |
US20140124920A1 (en) * | 2012-11-07 | 2014-05-08 | Wire Technology Co., Ltd. | Stud bump structure and method for manufacturing the same |
US20140145328A1 (en) * | 2009-07-13 | 2014-05-29 | Georgia Tech Research Corporation | Interconnect assemblies and methods of making and using same |
US20140231996A1 (en) * | 2011-10-07 | 2014-08-21 | Canon Kabushiki Kaisha | Stacked type semiconductor device and printed circuit board |
US20150072165A1 (en) * | 2012-06-19 | 2015-03-12 | Murata Manufacturing Co., Ltd. | Bonding member |
US20150091162A1 (en) * | 2013-10-02 | 2015-04-02 | Shinko Electric Industries Co., Ltd. | Semiconductor device |
US20150194409A1 (en) * | 2014-01-03 | 2015-07-09 | Wire Technology Co., Ltd. | Stud bump and package structure thereof and method of manufacturing the same |
US20150340328A1 (en) * | 2014-05-20 | 2015-11-26 | Micron Technology, Inc. | Methods of forming semiconductor device assemblies and interconnect structures, and related semiconductor device assemblies and interconnect structures |
US9373578B2 (en) * | 2011-05-31 | 2016-06-21 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming interconnect structure with conductive pads having expanded interconnect surface area for enhanced interconnection properties |
US20160211242A1 (en) * | 2015-01-19 | 2016-07-21 | International Business Machines Corporation | Reduced volume interconnect for three-dimensional chip stack |
US20160260677A1 (en) * | 2015-03-05 | 2016-09-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor device and method for manufacturing the same |
US20170047307A1 (en) * | 2015-07-10 | 2017-02-16 | Invensas Corporation | Structures and methods for low temperature bonding |
US9620466B1 (en) * | 2015-11-30 | 2017-04-11 | Infineon Technologies Ag | Method of manufacturing an electronic device having a contact pad with partially sealed pores |
US20170232562A1 (en) * | 2014-08-22 | 2017-08-17 | Kabushiki Kaisha Toyota Jidoshokki | Bonding structure, bonding material and bonding method |
US9741878B2 (en) * | 2015-11-24 | 2017-08-22 | PLANT PV, Inc. | Solar cells and modules with fired multilayer stacks |
US20170263585A1 (en) * | 2016-03-14 | 2017-09-14 | Kabushiki Kaisha Toshiba | Method for manufacturing electronic component and manufacturing apparatus of electronic component |
US20170263586A1 (en) * | 2016-03-09 | 2017-09-14 | Toyota Motor Engineering & Manufacturing North America, Inc. | Methods and apparatuses for high temperature bonding and bonded substrates having variable porosity distribution formed therefrom |
US20170282287A1 (en) * | 2016-03-31 | 2017-10-05 | Techni Holding As | Non-eutectic bonding |
US9847310B2 (en) * | 2015-07-18 | 2017-12-19 | Semiconductor Components Industries, Llc | Flip chip bonding alloys |
US20190013285A1 (en) * | 2017-07-05 | 2019-01-10 | Shinko Electric Industries Co., Ltd. | Conductive ball and electronic device |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11135561A (en) * | 1997-10-28 | 1999-05-21 | Sony Corp | Anisotropic conductive adhesive film, its manufacture, flip-chip mounting method, and flip-chip packaging board |
TW419804B (en) * | 1998-12-10 | 2001-01-21 | Ind Tech Res Inst | Method and structure for improving the adhesive capability of bond wires with integrated circuit |
US7331502B2 (en) * | 2001-03-19 | 2008-02-19 | Sumitomo Bakelite Company, Ltd. | Method of manufacturing electronic part and electronic part obtained by the method |
JP2005123323A (en) * | 2003-10-15 | 2005-05-12 | Seiko Epson Corp | Substrate for electro-optical device, substrate for semiconductor device, electro-optical apparatus, and electronic apparatus |
KR100557549B1 (en) * | 2003-12-29 | 2006-03-03 | 삼성전기주식회사 | Method for forming bump pad of flip-chip and the structure thereof |
CN2735377Y (en) * | 2004-08-31 | 2005-10-19 | 鸿富锦精密工业(深圳)有限公司 | Flip chip structure |
JP4949281B2 (en) * | 2007-01-24 | 2012-06-06 | 日本特殊陶業株式会社 | Manufacturing method of wiring board with components |
JP2008248044A (en) * | 2007-03-30 | 2008-10-16 | Casio Comput Co Ltd | Anisotropic electroconductive adhesive material |
TW200924086A (en) * | 2007-11-16 | 2009-06-01 | Fupo Electronics Corp | Roughened structure for rearranged bonding pad and its manufacturing method |
KR20090078480A (en) * | 2008-01-15 | 2009-07-20 | 엘지전자 주식회사 | Semiconductor device |
JP2010267579A (en) * | 2009-05-18 | 2010-11-25 | Mitsubishi Electric Corp | Conductive adhesive, method of manufacturing semiconductor device using the same, and semiconductor device |
US8802553B2 (en) * | 2011-02-10 | 2014-08-12 | Infineon Technologies Ag | Method for mounting a semiconductor chip on a carrier |
JP5972564B2 (en) * | 2011-12-14 | 2016-08-17 | デクセリアルズ株式会社 | Connection method, connection structure, anisotropic conductive film, and manufacturing method thereof |
FR2988517B1 (en) * | 2012-03-22 | 2014-04-11 | Commissariat Energie Atomique | METHOD FOR MANUFACTURING ASSEMBLY PLOTS ON A SUPPORT FOR THE SELF-ASSEMBLY OF AN INTEGRATED CIRCUIT CHIP ON THE SUPPORT |
US9105492B2 (en) * | 2012-05-08 | 2015-08-11 | LuxVue Technology Corporation | Compliant micro device transfer head |
JP5880300B2 (en) * | 2012-06-14 | 2016-03-08 | 日立化成株式会社 | Adhesive composition and semiconductor device using the same |
JP2017171868A (en) * | 2016-03-25 | 2017-09-28 | デクセリアルズ株式会社 | Anisotropic conductive adhesive and light-emitting device |
US10121710B2 (en) * | 2016-06-14 | 2018-11-06 | Innolux Corporation | Methods for manufacturing a display device |
US9679832B1 (en) * | 2016-07-20 | 2017-06-13 | Stmicroelectronics Sdn Bhd | Rough leadframe with a nanolayer of silver |
-
2019
- 2019-04-01 US US16/371,144 patent/US10388627B1/en active Active
- 2019-07-05 CN CN201910606173.0A patent/CN110752194B/en active Active
- 2019-07-10 TW TW108124375A patent/TWI711151B/en active
Patent Citations (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6319810B1 (en) * | 1994-01-20 | 2001-11-20 | Fujitsu Limited | Method for forming solder bumps |
US6657707B1 (en) * | 2000-06-28 | 2003-12-02 | Advanced Micro Devices, Inc. | Metallurgical inspection and/or analysis of flip-chip pads and interfaces |
US7170172B2 (en) * | 2001-12-13 | 2007-01-30 | Nec Electronics Corporation | Semiconductor device having a roughened surface |
US20040235266A1 (en) * | 2003-05-19 | 2004-11-25 | Ziptronix, Inc. | Method of room temperature covalent bonding |
US20050067699A1 (en) * | 2003-09-29 | 2005-03-31 | Intel Corporation | Diffusion barrier layer for lead free package substrate |
US7601625B2 (en) * | 2004-04-20 | 2009-10-13 | Denso Corporation | Method for manufacturing semiconductor device having solder layer |
US20050275096A1 (en) * | 2004-06-11 | 2005-12-15 | Kejun Zeng | Pre-doped reflow interconnections for copper pads |
US20060267157A1 (en) * | 2005-05-31 | 2006-11-30 | Edwards Darvin R | Solder joints for copper metallization having reduced interfacial voids |
EP2023384A1 (en) | 2006-05-29 | 2009-02-11 | NEC Corporation | Electronic component, semiconductor package and electronic device |
US20090174052A1 (en) * | 2006-05-29 | 2009-07-09 | Nec Corporation | Electronic component, semiconductor package, and electronic device |
US8517249B2 (en) * | 2007-03-12 | 2013-08-27 | Samsung Electronics Co., Ltd. | Soldering structure and method using Zn |
US20090096100A1 (en) * | 2007-10-10 | 2009-04-16 | Ryoichi Kajiwara | Semiconductor apparatus, manufacturing method of semiconductor apparatus, and joint material |
US20090134016A1 (en) * | 2007-11-28 | 2009-05-28 | International Business Machines Corporation | Underbump metallurgy employing sputter-deposited nickel titanium copper alloy |
US20090184411A1 (en) * | 2008-01-22 | 2009-07-23 | Samsung Electronics Co., Ltd | Semiconductor packages and methods of manufacturing the same |
US20090297879A1 (en) * | 2008-05-12 | 2009-12-03 | Texas Instruments Incorporated | Structure and Method for Reliable Solder Joints |
US20110089567A1 (en) * | 2009-02-09 | 2011-04-21 | Hisao Ishikawa | Production Method and Production Apparatus of Tin or Solder Alloy for Electronic Components, and Solder Alloy |
US20140145328A1 (en) * | 2009-07-13 | 2014-05-29 | Georgia Tech Research Corporation | Interconnect assemblies and methods of making and using same |
US20110121464A1 (en) * | 2009-11-24 | 2011-05-26 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Electrical Interconnect with Stress Relief Void |
US20110193227A1 (en) * | 2010-02-11 | 2011-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and Apparatus for Robust Flip Chip Interconnections |
US20110290863A1 (en) * | 2010-05-31 | 2011-12-01 | Ryoichi Kajiwara | Sintering silver paste material and method for bonding semiconductor chip |
US9373578B2 (en) * | 2011-05-31 | 2016-06-21 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming interconnect structure with conductive pads having expanded interconnect surface area for enhanced interconnection properties |
US20130037940A1 (en) * | 2011-08-09 | 2013-02-14 | National Chiao Tung University | Method for inhibiting growth of intermetallic compounds |
US20140231996A1 (en) * | 2011-10-07 | 2014-08-21 | Canon Kabushiki Kaisha | Stacked type semiconductor device and printed circuit board |
US20130153646A1 (en) * | 2011-12-14 | 2013-06-20 | Yuan Ze University | Method for suppressing kirkendall voids formation at the interface between solder and copper pad |
US20150072165A1 (en) * | 2012-06-19 | 2015-03-12 | Murata Manufacturing Co., Ltd. | Bonding member |
KR20130142630A (en) | 2012-06-20 | 2013-12-30 | 서울과학기술대학교 산학협력단 | Solder joint structure having tooth-like structure with excellent efficiency for suppressing the formation of kirkendall voids and method of manufacturing the same |
US20140112363A1 (en) * | 2012-10-24 | 2014-04-24 | Alfred Feitisch | Solderless mounting for semiconductor lasers |
US20140126955A1 (en) * | 2012-11-02 | 2014-05-08 | Yuan Ze University | Solder joint with a multilayer intermetallic compound structure |
US20140124920A1 (en) * | 2012-11-07 | 2014-05-08 | Wire Technology Co., Ltd. | Stud bump structure and method for manufacturing the same |
US20150091162A1 (en) * | 2013-10-02 | 2015-04-02 | Shinko Electric Industries Co., Ltd. | Semiconductor device |
US20150194409A1 (en) * | 2014-01-03 | 2015-07-09 | Wire Technology Co., Ltd. | Stud bump and package structure thereof and method of manufacturing the same |
US20150340328A1 (en) * | 2014-05-20 | 2015-11-26 | Micron Technology, Inc. | Methods of forming semiconductor device assemblies and interconnect structures, and related semiconductor device assemblies and interconnect structures |
US9520370B2 (en) * | 2014-05-20 | 2016-12-13 | Micron Technology, Inc. | Methods of forming semiconductor device assemblies and interconnect structures, and related semiconductor device assemblies and interconnect structures |
US20170232562A1 (en) * | 2014-08-22 | 2017-08-17 | Kabushiki Kaisha Toyota Jidoshokki | Bonding structure, bonding material and bonding method |
US9679875B2 (en) * | 2015-01-19 | 2017-06-13 | International Business Machines Corporation | Reduced volume interconnect for three-dimensional chip stack |
US20160211242A1 (en) * | 2015-01-19 | 2016-07-21 | International Business Machines Corporation | Reduced volume interconnect for three-dimensional chip stack |
US20160240501A1 (en) * | 2015-01-19 | 2016-08-18 | International Business Machines Corporation | Reduced volume interconnect for three-dimensional chip stack |
US9543273B2 (en) * | 2015-01-19 | 2017-01-10 | International Business Machines Corporation | Reduced volume interconnect for three-dimensional chip stack |
US20160260677A1 (en) * | 2015-03-05 | 2016-09-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor device and method for manufacturing the same |
US20170047307A1 (en) * | 2015-07-10 | 2017-02-16 | Invensas Corporation | Structures and methods for low temperature bonding |
US9847310B2 (en) * | 2015-07-18 | 2017-12-19 | Semiconductor Components Industries, Llc | Flip chip bonding alloys |
US9741878B2 (en) * | 2015-11-24 | 2017-08-22 | PLANT PV, Inc. | Solar cells and modules with fired multilayer stacks |
US9620466B1 (en) * | 2015-11-30 | 2017-04-11 | Infineon Technologies Ag | Method of manufacturing an electronic device having a contact pad with partially sealed pores |
US20170263586A1 (en) * | 2016-03-09 | 2017-09-14 | Toyota Motor Engineering & Manufacturing North America, Inc. | Methods and apparatuses for high temperature bonding and bonded substrates having variable porosity distribution formed therefrom |
US20170263585A1 (en) * | 2016-03-14 | 2017-09-14 | Kabushiki Kaisha Toshiba | Method for manufacturing electronic component and manufacturing apparatus of electronic component |
US20170282287A1 (en) * | 2016-03-31 | 2017-10-05 | Techni Holding As | Non-eutectic bonding |
US20190013285A1 (en) * | 2017-07-05 | 2019-01-10 | Shinko Electric Industries Co., Ltd. | Conductive ball and electronic device |
Non-Patent Citations (17)
Title |
---|
Borgensen et al., "Acceleration of the growth of Cu3Sn voids in solder joints", Microelectronics Reliability, vol. 52, Issue 6, 2012, pp. 1121-1127 (Year:2012). |
Juang et al., "Development of 30 um pitch Cu/Ni/SnAg micro-bump-bonded chip-on-chip (COC) interconnects," 2010 5th International Microsystems Packaging Assembly and Circuits Technology Conference, Taipei, 2010, pp. 1-4. (Year: 2010). |
Kim et al., "Formation and behavior of Kirkendall voids within intermetallic layers of solder joints", J Mater Sci: Mater Electron, 22, 2011, pp. 703-716 (Year: 2011). |
Kim et al., "Mechanism of void formation in Cu post solder joint under electromigration," 2015 IEEE 65th Electronic Components and Technology Conference (ECTC), San Diego, CA, 2015, pp. 135-141. (Year: 2015). |
Kim et al., "Micro void growth in NiSnP layer between (Cu,Ni)6Sn5 intermetallic compound and Ni3P by higher reflow temperature and multiple reflow", J Mater Sci: Mater Electron, 21, 2010, pp. 1337-1345 (Year: 2010). |
Li et al., "Joule heating induced thermomigration failure in un-powered microbumps due to thermal crosstalk in 2.5D IC technology", Journal ofApplied Physics, 120, 075105, 2016, pp. 1-10 (Year: 2016). |
Orii et al., "Micro Structure Observation and Reliability Behavior of Peripheral Flip Chip Interconnections with Solder-Capped Cu Pillar Bumps", Transactions of The Japan Institute of Electronics Packaging, vol. 4, No. 1, 2011, pp. 73-86 (Year: 2011). |
Ouyang et al., "Electromigration induced failure on lead-free micro bumps in three-dimensional integrated circuits packaging", Journal of Applied Physics, 112, 023505, 2012, pp. 1-5 (Year: 2012). |
Park et al., "Effect of Cu-Sn intermetallic compound reactions on the Kirkendall void growth characteristics in Cu/Sn/Cu microbumps", Japanese Journal of Applied Physics, 53, 05HA06, 2014, pp. 1-4 (Year:2014). |
Park et al., "Effect of Cu—Sn intermetallic compound reactions on the Kirkendall void growth characteristics in Cu/Sn/Cu microbumps", Japanese Journal of Applied Physics, 53, 05HA06, 2014, pp. 1-4 (Year:2014). |
Ross et al., "Void formation and its impact on CuSn intermetallic compound formation", Journal of Alloys and Compounds, vol. 677, 2016, pp. 127-138 (Year:2016). |
Subramanian, Lead-Free Electronic Solders A Special Issue of the Journal of Materials Science: Materials in Electronics, Springer Science+Business Media, LLC, 2007, 370 Pages (Year: 2007). |
Teo et al., "Spalling behavior of interfacial intermetallic compounds in Pb-free solder joints subjected to temperature cycling loading", , Acta Materialia, vol. 56, 2008, pp. 242-249 (Year: 2008). |
Tsai et al., "Effect of Sn concentration on massive spalling in high-Pb soldering reaction with Cu substrate", J. Mater. Res., vol. 24, No. 11, 2009, pp. 3407-3411 (Year:2009). |
Yu et al., "Effect of deposit thickness during electroplating on Kirkendall voiding at Sn/Cu joints", Materials Letters, vol. 128, 2014, pp. 9-1 1 (Year: 2014). |
Yu et al., "Fine grained Cu film promoting Kirkendall voiding at Cu3Sn/Cu interface", Journal of Alloys and Compounds, vol. 660, 2016, pp. 80-84 (Year: 2016). |
Z. Mei et al., "Analysis of Low-Temperature Intermetallic Growth in Copper-Tin Diffusion Couples", Metallurgical transactions A, vol. 23A, Mar. 1992, p. 857-864. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11611025B2 (en) | 2020-07-10 | 2023-03-21 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Display panel, manufacturing method thereof, and display device |
Also Published As
Publication number | Publication date |
---|---|
CN110752194B (en) | 2023-11-28 |
TW202008557A (en) | 2020-02-16 |
CN110752194A (en) | 2020-02-04 |
TWI711151B (en) | 2020-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2107620B1 (en) | Light emitting device with LED chip | |
TWI300619B (en) | Electronic device | |
US9425168B2 (en) | Stud bump and package structure thereof and method of manufacturing the same | |
US20120236502A1 (en) | Sheet-shaped structure, method for manufacturing sheet-shaped structure, electronic device, and method for manufacturing electronic device | |
JP4387548B2 (en) | Semiconductor device and manufacturing method thereof | |
US20110136335A1 (en) | Semiconductor Device with Improved Contacts | |
JP2014097529A (en) | Joining method by foam metal, manufacturing method of semiconductor device, and semiconductor device | |
US20110121326A1 (en) | Submount Having Reflective Cu-Ni-Ag Pads Formed Using Electroless Deposition | |
CN1603054A (en) | Snagau solder bumps, method of manufacturing the same, and method of bonding light emitting device using the same | |
JP2008004651A (en) | Bonding material using anisotropic fine particles | |
US10312211B2 (en) | Method of manufacturing semiconductor device | |
JP2011204749A (en) | Sheet-like structure, electronic apparatus, and method for manufacturing electronic apparatus | |
CN103137591A (en) | Electronic device and a method for fabricating an electronic device | |
US10388627B1 (en) | Micro-bonding structure and method of forming the same | |
JP5760668B2 (en) | Sheet-like structure, manufacturing method thereof, electronic device, and manufacturing method thereof | |
CN112928194B (en) | Bonding method of flip Micro LED chip and substrate | |
WO2010047010A1 (en) | Semiconductor device and method for manufacturing the same | |
JP6255089B2 (en) | Structure for heat transfer interface and method of manufacturing the same | |
US10347602B1 (en) | Micro-bonding structure | |
US12023762B2 (en) | Layer structure with an intermetallic phase layer and a chip package that includes the layer structure | |
JP6156693B2 (en) | Manufacturing method of semiconductor device | |
CN100550363C (en) | The bonding structure of terminal pad and scolder, semiconductor device and the manufacture method of this semiconductor device with this bonding structure | |
WO2021019891A1 (en) | Thermoelectric module, and method for manufacturing thermoelectric module | |
JP2012238916A (en) | Sheet like structure, manufacturing method of sheet like structure, electronic apparatus, and manufacturing method of electronic apparatus | |
JP6383208B2 (en) | Manufacturing method of semiconductor device, bonding material, and forming method of bonding material |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 4 |