US10170387B2 - Temporary bonding scheme - Google Patents

Temporary bonding scheme Download PDF

Info

Publication number
US10170387B2
US10170387B2 US14/932,786 US201514932786A US10170387B2 US 10170387 B2 US10170387 B2 US 10170387B2 US 201514932786 A US201514932786 A US 201514932786A US 10170387 B2 US10170387 B2 US 10170387B2
Authority
US
United States
Prior art keywords
integrated circuit
thermoplastic material
molding layer
trench
molding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/932,786
Other versions
US20160056086A1 (en
Inventor
Wan-Yu Lee
Ying-hao Kuo
Kuo-Chung Yee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US14/932,786 priority Critical patent/US10170387B2/en
Publication of US20160056086A1 publication Critical patent/US20160056086A1/en
Priority to US16/237,140 priority patent/US11328972B2/en
Application granted granted Critical
Publication of US10170387B2 publication Critical patent/US10170387B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02076—Cleaning after the substrates have been singulated
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/98—Methods for disconnecting semiconductor or solid-state bodies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83193—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/8349—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
    • H01L2224/83896—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically insulating surfaces, e.g. oxide or nitride layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/065—ABS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/068—Polycarbonate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20103—Temperature range 60 C=<T<100 C, 333.15 K =< T< 373.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20104—Temperature range 100 C=<T<150 C, 373.15 K =< T < 423.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20105—Temperature range 150 C=<T<200 C, 423.15 K =< T < 473.15K
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20—Parameters
    • H01L2924/201—Temperature ranges
    • H01L2924/20106—Temperature range 200 C=<T<250 C, 473.15 K =<T < 523.15K

Definitions

  • the present disclosure relates generally to an integrated circuit and more particularly temporary bonding scheme.
  • integrated circuit chips are temporarily bonded to a carrier for the subsequent processes.
  • Some conventional methods for temporary bonding involve release films with relatively low adhesion strength. Such release films cannot be reused after one time use.
  • FIG. 1 is a schematic diagram of a trench forming step of an exemplary temporary bonding scheme according to some embodiments
  • FIG. 2 is a schematic diagram of an alignment mark forming step of the exemplary temporary bonding scheme according to some embodiments
  • FIG. 3 is a schematic diagram of a trench filling step of the exemplary temporary bonding scheme according to some embodiments
  • FIG. 4 is a schematic diagram of a chip bonding step of the exemplary temporary bonding scheme according to some embodiments.
  • FIG. 5 is a schematic diagram of a molding step of the exemplary temporary bonding scheme according to some embodiments.
  • FIG. 6 is a schematic diagram of a carrier mounting step of the exemplary temporary bonding scheme according to some embodiments.
  • FIG. 7 is a schematic diagram of a carrier de-bonding step of the exemplary temporary bonding scheme according to some embodiments.
  • FIG. 8 is a schematic diagram of a cleaning step of the exemplary temporary bonding scheme according to some embodiments.
  • FIG. 9 is a schematic diagram of a final step of the exemplary temporary bonding scheme according to some embodiments.
  • the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
  • the formation of a feature on, connected to, and/or coupled to another feature in the present disclosure that follows may include embodiments in which the features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the features, such that the features may not be in direct contact.
  • spatially relative terms for example, “lower,” “upper,” “horizontal,” “vertical,” “above,” “over,” “below,” “beneath,” “up,” “down,” “top,” “bottom,” etc.
  • FIG. 1 is a schematic diagram of a trench forming step of an exemplary temporary bonding scheme according to some embodiments.
  • an integrated circuit carrier 102 (“carrier”) is etched to form a trench 104 .
  • the carrier 102 comprises silicon, metal, glass, or any other suitable material.
  • the trench 104 can be formed by wet or dry etching process, or any other suitable process.
  • the trench 104 has a depth ranging from 1 ⁇ m to 25 ⁇ m in some embodiments.
  • the size of the carrier 102 depends on various applications.
  • FIG. 2 is a schematic diagram of an alignment mark forming step of the exemplary temporary bonding scheme according to some embodiments. Open trenches are etched in the trench 104 in FIG. 1 to form the alignment marks 106 in FIG. 2 .
  • the alignment marks 106 are used to align integrated circuit chips 112 in FIG. 4 to be mounted over the carrier 102 .
  • the alignment marks 106 have widths ranging from 5 ⁇ m to 25 ⁇ m and depths ranging from 0.1 ⁇ m to 1 ⁇ m in some embodiments.
  • FIG. 3 is a schematic diagram of a trench filling step of the exemplary temporary bonding scheme according to some embodiments.
  • Temporary bonding material 110 is melted by heating to the melting temperature to fill in the trench 104 and form the temporary bonding layer 108 .
  • the temporary bonding material 110 comprises thermoplastic material or any other suitable material.
  • the thermoplastic material comprises polystyrene, polyvinyl chloride (PVC), polycarbonates (PC), acrylonitrile butadiene styrene (ABS), or any combination thereof.
  • the thermoplastic material has a relatively higher bonding strength below glass transition temperature of the thermoplastic material, compared with other conventional methods.
  • the melting temperature depends on the specific temporary bonding material 110 used in each application. In some embodiments, the melting temperature ranges from 100° C. to 250° C. In some other embodiments, the temperature can be higher, e.g., over 250° C. or even over 300° C. For example, polystyrene can be melted at 116° C., and ABS can be melted at about 100° C. in some embodiments.
  • the temporary bonding layer 108 is cooled off, e.g., from 30 minutes to 120 minutes at room temperature in some embodiments.
  • FIG. 4 is a schematic diagram of a chip bonding step of the exemplary temporary bonding scheme according to some embodiments.
  • Integrated circuit chips 112 (“chips”) are mounted on the temporary bonding layer 108 with ultrasonic or thermal method at a temperature ranging from 80° C. to 150° C., using alignment marks 106 for alignment in some embodiments.
  • FIG. 5 is a schematic diagram of a molding step of the exemplary temporary bonding scheme according to some embodiments.
  • a molding layer 114 is formed over the chips 112 and the temporary bonding layer 108 by thermal compress or lamination in some embodiments.
  • the molding layer 114 comprises molding compound such as liquid molding compound or sheet molding compound.
  • the thickness of the molding layer 114 can be from 150 ⁇ m to 500 ⁇ m in some embodiments, and varies depending on various applications and the size of chips 112 .
  • the molding temperature ranges from 80 C to 150° C. and the molding time ranges from 1 minute to 10 minutes.
  • FIG. 6 is a schematic diagram of a carrier mounting step of the exemplary temporary bonding scheme according to some embodiments. While the molding layer 114 is cured, another carrier 116 is mounted over the molding layer 114 at temperatures ranging from 80° C. to 150° C. The carrier 116 is attached to the molding layer 114 by van der Waals' bonding and hydrogen bonding in some embodiments. Even though no additional bonding layer between the carrier 116 and the molding layer 114 is needed, an adhesive layer may be used in between in some embodiments.
  • the carrier 116 comprises silicon, metal, glass, or any other suitable material.
  • the post mold cure process temperature ranges from 80° C. to 200° C. and the curing time ranges from 1 hour to 5 hours in some embodiments.
  • FIG. 7 is a schematic diagram of a carrier de-bonding step of the exemplary temporary bonding scheme according to some embodiments.
  • the carrier 102 is de-bonded from the chips 112 and the molding layer 114 by heating the temporary bonding layer 108 to the melting temperature (i.e., thermal de-bonding).
  • the melting temperature varies depending on the temporary bonding material of the temporary bonding layer 108 .
  • the temporary bonding material of the temporary bonding layer 108 can be reused after de-bonding to save costs.
  • the carrier 102 can be reused.
  • Another method of de-bonding is to dissolve the temporary bonding material by solvents such as ketone type or Tetrahydrofuran (THF), but the dissolved material cannot be recycled.
  • solvents such as ketone type or Tetrahydrofuran (THF)
  • FIG. 8 is a schematic diagram of a cleaning step of the exemplary temporary bonding scheme according to some embodiments.
  • the remaining temporary bonding layer 108 is cleaned by wet cleaning using solvents such as acetone, for example.
  • residues of the temporary bonding material from the temporary bonding layer 108 on the surface and inside of the molding layer 114 in some embodiments.
  • the residue of the temporary bonding material such as thermoplastic can be detected by qualitative and quantitative analysis such as high performance liquid chromatography (HPLC) or mass spectrometer (MS) analysis.
  • the interfacing surface of the molding layer 114 with the temporary bonding layer 108 (e.g., comprising thermoplastic material) has the highest percentage of the residue of the temporary bonding material. Inside the molding layer 114 , 1 ppm-100 ppm of the temporary bonding material can be also detected in some embodiments.
  • FIG. 9 is a schematic diagram of a final step of the exemplary temporary bonding scheme according to some embodiments.
  • the assembly of the chips 112 , the molding layer 114 , and the carrier 116 can be repositioned so that the chips 112 are facing up for the subsequent fabrication steps.
  • a method includes filling a trench formed in a first integrated circuit carrier with temporary bonding material to form a temporary bonding layer. At least one chip is bonded over the temporary bonding layer.
  • an integrated circuit includes a molding layer and at least one chip disposed in the molding layer.
  • the molding layer includes a thermoplastic material on a surface or inside.
  • embodiments described herein provide for an integrated circuit, comprising a molding layer and at least one chip disposed in the molding layer.
  • the molding layer includes a thermoplastic material on a surface or inside.
  • embodiments described herein provide for structure, comprising an integrated circuit carrier, the integrated circuit carrier having a trench in a top surface thereof, the trench having an alignment mark extending from a bottom surface of the trench into the integrated circuit carrier.
  • the structure further includes a thermoplastic material at least partially filling the trench and a plurality of chips within the trench and bonded to the thermoplastic material.
  • the structure also includes a molding layer encapsulating the chips and forming an interfacing surface with the thermoplastic material, wherein the thermoplastic material extends into the molding layer at a concentration of from 1 ppm to 100 ppm at the interfacing surface.
  • embodiments described herein provide for a structure comprising an integrated circuit device and a molding compound encapsulating the integrated circuit device, the molding compound having a major surface.
  • the structure also includes a thermoplastic material within the molding compound having a concentration of from 1 ppm to 100 ppm at the major surface.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

A method includes filling a trench formed in a first integrated circuit carrier with temporary bonding material to form a temporary bonding layer. At least one chip is bonded over the temporary bonding layer.

Description

PRIORITY CLAIM
This application claims the benefit to and is a divisional of U.S. patent application Ser. No. 14/097,054, filed on Dec. 4, 2013, and entitled “Temporary Bonding Scheme” which application is incorporated herein by reference.
TECHNICAL FIELD
The present disclosure relates generally to an integrated circuit and more particularly temporary bonding scheme.
BACKGROUND
In some integrated circuit fabrication processes, integrated circuit chips are temporarily bonded to a carrier for the subsequent processes. Some conventional methods for temporary bonding involve release films with relatively low adhesion strength. Such release films cannot be reused after one time use.
BRIEF DESCRIPTION OF THE DRAWINGS
Reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
FIG. 1 is a schematic diagram of a trench forming step of an exemplary temporary bonding scheme according to some embodiments;
FIG. 2 is a schematic diagram of an alignment mark forming step of the exemplary temporary bonding scheme according to some embodiments;
FIG. 3 is a schematic diagram of a trench filling step of the exemplary temporary bonding scheme according to some embodiments;
FIG. 4 is a schematic diagram of a chip bonding step of the exemplary temporary bonding scheme according to some embodiments;
FIG. 5 is a schematic diagram of a molding step of the exemplary temporary bonding scheme according to some embodiments;
FIG. 6 is a schematic diagram of a carrier mounting step of the exemplary temporary bonding scheme according to some embodiments;
FIG. 7 is a schematic diagram of a carrier de-bonding step of the exemplary temporary bonding scheme according to some embodiments;
FIG. 8 is a schematic diagram of a cleaning step of the exemplary temporary bonding scheme according to some embodiments; and
FIG. 9 is a schematic diagram of a final step of the exemplary temporary bonding scheme according to some embodiments.
 DETAILED DESCRIPTION
The making and using of various embodiments are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use, and do not limit the scope of the disclosure.
In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. Moreover, the formation of a feature on, connected to, and/or coupled to another feature in the present disclosure that follows may include embodiments in which the features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the features, such that the features may not be in direct contact. In addition, spatially relative terms, for example, “lower,” “upper,” “horizontal,” “vertical,” “above,” “over,” “below,” “beneath,” “up,” “down,” “top,” “bottom,” etc. as well as derivatives thereof (e.g., “horizontally,” “downwardly,” “upwardly,” etc.) are used for ease of the present disclosure of one features relationship to another feature. The spatially relative terms are intended to cover different orientations of the device including the features.
FIG. 1 is a schematic diagram of a trench forming step of an exemplary temporary bonding scheme according to some embodiments. In FIG. 1, an integrated circuit carrier 102 (“carrier”) is etched to form a trench 104. The carrier 102 comprises silicon, metal, glass, or any other suitable material. The trench 104 can be formed by wet or dry etching process, or any other suitable process. The trench 104 has a depth ranging from 1 μm to 25 μm in some embodiments. The size of the carrier 102 depends on various applications.
FIG. 2 is a schematic diagram of an alignment mark forming step of the exemplary temporary bonding scheme according to some embodiments. Open trenches are etched in the trench 104 in FIG. 1 to form the alignment marks 106 in FIG. 2. The alignment marks 106 are used to align integrated circuit chips 112 in FIG. 4 to be mounted over the carrier 102. The alignment marks 106 have widths ranging from 5 μm to 25 μm and depths ranging from 0.1 μm to 1 μm in some embodiments.
FIG. 3 is a schematic diagram of a trench filling step of the exemplary temporary bonding scheme according to some embodiments. Temporary bonding material 110 is melted by heating to the melting temperature to fill in the trench 104 and form the temporary bonding layer 108. The temporary bonding material 110 comprises thermoplastic material or any other suitable material. In some embodiments, the thermoplastic material comprises polystyrene, polyvinyl chloride (PVC), polycarbonates (PC), acrylonitrile butadiene styrene (ABS), or any combination thereof. The thermoplastic material has a relatively higher bonding strength below glass transition temperature of the thermoplastic material, compared with other conventional methods.
The melting temperature depends on the specific temporary bonding material 110 used in each application. In some embodiments, the melting temperature ranges from 100° C. to 250° C. In some other embodiments, the temperature can be higher, e.g., over 250° C. or even over 300° C. For example, polystyrene can be melted at 116° C., and ABS can be melted at about 100° C. in some embodiments. After the filling in the trench 104 with the temporary bonding material 110, the temporary bonding layer 108 is cooled off, e.g., from 30 minutes to 120 minutes at room temperature in some embodiments.
FIG. 4 is a schematic diagram of a chip bonding step of the exemplary temporary bonding scheme according to some embodiments. Integrated circuit chips 112 (“chips”) are mounted on the temporary bonding layer 108 with ultrasonic or thermal method at a temperature ranging from 80° C. to 150° C., using alignment marks 106 for alignment in some embodiments.
FIG. 5 is a schematic diagram of a molding step of the exemplary temporary bonding scheme according to some embodiments. A molding layer 114 is formed over the chips 112 and the temporary bonding layer 108 by thermal compress or lamination in some embodiments. The molding layer 114 comprises molding compound such as liquid molding compound or sheet molding compound. The thickness of the molding layer 114 can be from 150 μm to 500 μm in some embodiments, and varies depending on various applications and the size of chips 112. In some embodiments, the molding temperature ranges from 80 C to 150° C. and the molding time ranges from 1 minute to 10 minutes.
FIG. 6 is a schematic diagram of a carrier mounting step of the exemplary temporary bonding scheme according to some embodiments. While the molding layer 114 is cured, another carrier 116 is mounted over the molding layer 114 at temperatures ranging from 80° C. to 150° C. The carrier 116 is attached to the molding layer 114 by van der Waals' bonding and hydrogen bonding in some embodiments. Even though no additional bonding layer between the carrier 116 and the molding layer 114 is needed, an adhesive layer may be used in between in some embodiments. The carrier 116 comprises silicon, metal, glass, or any other suitable material. The post mold cure process temperature ranges from 80° C. to 200° C. and the curing time ranges from 1 hour to 5 hours in some embodiments.
FIG. 7 is a schematic diagram of a carrier de-bonding step of the exemplary temporary bonding scheme according to some embodiments. The carrier 102 is de-bonded from the chips 112 and the molding layer 114 by heating the temporary bonding layer 108 to the melting temperature (i.e., thermal de-bonding). The melting temperature varies depending on the temporary bonding material of the temporary bonding layer 108. The temporary bonding material of the temporary bonding layer 108 can be reused after de-bonding to save costs. Also, the carrier 102 can be reused. Another method of de-bonding is to dissolve the temporary bonding material by solvents such as ketone type or Tetrahydrofuran (THF), but the dissolved material cannot be recycled.
FIG. 8 is a schematic diagram of a cleaning step of the exemplary temporary bonding scheme according to some embodiments. In some embodiments, the remaining temporary bonding layer 108 is cleaned by wet cleaning using solvents such as acetone, for example.
However, there are residues of the temporary bonding material from the temporary bonding layer 108 on the surface and inside of the molding layer 114 in some embodiments. The residue of the temporary bonding material such as thermoplastic can be detected by qualitative and quantitative analysis such as high performance liquid chromatography (HPLC) or mass spectrometer (MS) analysis.
The interfacing surface of the molding layer 114 with the temporary bonding layer 108 (e.g., comprising thermoplastic material) has the highest percentage of the residue of the temporary bonding material. Inside the molding layer 114, 1 ppm-100 ppm of the temporary bonding material can be also detected in some embodiments.
FIG. 9 is a schematic diagram of a final step of the exemplary temporary bonding scheme according to some embodiments. The assembly of the chips 112, the molding layer 114, and the carrier 116 can be repositioned so that the chips 112 are facing up for the subsequent fabrication steps.
According to some embodiments, a method includes filling a trench formed in a first integrated circuit carrier with temporary bonding material to form a temporary bonding layer. At least one chip is bonded over the temporary bonding layer.
According to some embodiments, an integrated circuit includes a molding layer and at least one chip disposed in the molding layer. The molding layer includes a thermoplastic material on a surface or inside.
In one aspect, embodiments described herein provide for an integrated circuit, comprising a molding layer and at least one chip disposed in the molding layer. The molding layer includes a thermoplastic material on a surface or inside.
In one aspect, embodiments described herein provide for structure, comprising an integrated circuit carrier, the integrated circuit carrier having a trench in a top surface thereof, the trench having an alignment mark extending from a bottom surface of the trench into the integrated circuit carrier. The structure further includes a thermoplastic material at least partially filling the trench and a plurality of chips within the trench and bonded to the thermoplastic material. The structure also includes a molding layer encapsulating the chips and forming an interfacing surface with the thermoplastic material, wherein the thermoplastic material extends into the molding layer at a concentration of from 1 ppm to 100 ppm at the interfacing surface.
In yet another aspect, embodiments described herein provide for a structure comprising an integrated circuit device and a molding compound encapsulating the integrated circuit device, the molding compound having a major surface. The structure also includesa thermoplastic material within the molding compound having a concentration of from 1 ppm to 100 ppm at the major surface.
A skilled person in the art will appreciate that there can be many embodiment variations of this disclosure. Although the embodiments and their features have been described in detail, it should be understood that various changes, substitutions, and alterations can be made herein without departing from the spirit and scope of the embodiments. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods, and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosed embodiments, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure.
The above method embodiment shows exemplary steps, but they are not necessarily required to be performed in the order shown. Steps may be added, replaced, changed order, and/or eliminated as appropriate, in accordance with the spirit and scope of embodiment of the disclosure. Embodiments that combine different claims and/or different embodiments are within the scope of the disclosure and will be apparent to those skilled in the art after reviewing this disclosure.

Claims (20)

What is claimed is:
1. An integrated circuit, comprising:
a molding layer; and
at least one chip disposed in the molding layer, the at least one chip having a bottommost surface that is substantially coplanar with a bottommost surface of the molding layer;
a thermoplastic material that is (a) directly under and contacting the bottommost surface of the molding layer, the thermoplastic material having a topmost surface, wherein the topmost surface of the thermoplastic material and the bottommost surface of the molding layer form an interface that is substantially coplanar with the bottommost surface of the at least one chip and (b) immediately inside the bottommost surface of the molding layer;
and further wherein the thermoplastic material is a different material than the molding layer.
2. The integrated circuit of claim 1, further comprising an integrated circuit carrier contacting the molding layer.
3. The integrated circuit of claim 2, wherein the integrated circuit carrier comprises silicon, metal, or glass.
4. The integrated circuit of claim 2, wherein the integrated circuit carrier includes a trench therein and the at least one chip comprises at least two chips, the two chips being aligned with two respective alignment marks within the trench.
5. The integrated circuit of claim 4, wherein the integrated circuit carrier includes an alignment mark associated with each of the at least one chip disposed in, wherein each alignment mark extends deeper into the integrated circuit carrier than does the trench.
6. The integrated circuit of claim 1, wherein the thermoplastic material comprises polystyrene, polyvinyl chloride (PVC), polycarbonates (PC), acrylonitrile butadiene styrene (ABS), or any combination thereof.
7. The integrated circuit of claim 1, wherein the thermoplastic material is inside the molding layer at a concentration of from about 1 ppm to about 100 ppm at an interfacing surface of the molding layer.
8. The integrated circuit of claim 1, wherein the thermoplastic material is on a first major surface of the molding layer and extends into the molding layer.
9. The integrated circuit of claim 1, wherein a concentration of the thermoplastic material is greatest at the bottommost surface of the molding layer.
10. A structure, comprising:
an integrated circuit carrier, the integrated circuit carrier having a trench in a top surface thereof, the trench having an alignment mark extending from a bottom surface of the trench into the integrated circuit carrier;
a thermoplastic material at least partially filling the trench;
a plurality of chips within the trench and bonded to the thermoplastic material; and
a molding layer encapsulating the chips and forming an interfacing surface with the thermoplastic material, wherein the thermoplastic material extends into the molding layer at a concentration of from 1 ppm to 100 ppm at the interfacing surface.
11. The structure of claim 10, wherein the integrated circuit carrier comprises silicon, metal, or glass.
12. The structure of claim 10, wherein the thermoplastic material comprises polystyrene, polyvinyl chloride (PVC), polycarbonates (PC), acrylonitrile butadiene styrene (ABS), or any combination thereof.
13. The structure of claim 10, wherein the alignment mark has a width of 5 μm to 25 μm.
14. The structure of claim 10, wherein the alignment mark has a depth of 0.1 μm to 1 μm.
15. A structure comprising:
an integrated circuit device;
a molding compound encapsulating the integrated circuit device, the molding compound having a major surface; and
a thermoplastic material within the molding compound having a concentration of from 1 ppm to 100 ppm at the major surface.
16. The structure of claim 15, wherein the thermoplastic material comprises polystyrene, polyvinyl chloride (PVC), polycarbonates (PC), acrylonitrile butadiene styrene (ABS), or any combination thereof.
17. The structure of claim 15, wherein the molding compound has a thickness of from 150 μm to 500 μm.
18. The structure of claim 15, wherein the integrated circuit device is substantially coplanar with the major surface.
19. The structure of claim 15, wherein an interface between the thermoplastic material and the molding compound is substantially planar.
20. The structure of claim 15, wherein the thermoplastic material extends from the major surface to within the molding compound.
US14/932,786 2013-12-04 2015-11-04 Temporary bonding scheme Active US10170387B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US14/932,786 US10170387B2 (en) 2013-12-04 2015-11-04 Temporary bonding scheme
US16/237,140 US11328972B2 (en) 2013-12-04 2018-12-31 Temporary bonding scheme

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/097,054 US9202799B2 (en) 2013-12-04 2013-12-04 Temporary bonding scheme
US14/932,786 US10170387B2 (en) 2013-12-04 2015-11-04 Temporary bonding scheme

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/097,054 Division US9202799B2 (en) 2013-12-04 2013-12-04 Temporary bonding scheme

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/237,140 Continuation US11328972B2 (en) 2013-12-04 2018-12-31 Temporary bonding scheme

Publications (2)

Publication Number Publication Date
US20160056086A1 US20160056086A1 (en) 2016-02-25
US10170387B2 true US10170387B2 (en) 2019-01-01

Family

ID=53265963

Family Applications (3)

Application Number Title Priority Date Filing Date
US14/097,054 Expired - Fee Related US9202799B2 (en) 2013-12-04 2013-12-04 Temporary bonding scheme
US14/932,786 Active US10170387B2 (en) 2013-12-04 2015-11-04 Temporary bonding scheme
US16/237,140 Active US11328972B2 (en) 2013-12-04 2018-12-31 Temporary bonding scheme

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US14/097,054 Expired - Fee Related US9202799B2 (en) 2013-12-04 2013-12-04 Temporary bonding scheme

Family Applications After (1)

Application Number Title Priority Date Filing Date
US16/237,140 Active US11328972B2 (en) 2013-12-04 2018-12-31 Temporary bonding scheme

Country Status (1)

Country Link
US (3) US9202799B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9981844B2 (en) * 2012-03-08 2018-05-29 Infineon Technologies Ag Method of manufacturing semiconductor device with glass pieces
US9488779B2 (en) 2013-11-11 2016-11-08 Taiwan Semiconductor Manufacturing Company, Ltd. Apparatus and method of forming laser chip package with waveguide for light coupling
US9202799B2 (en) 2013-12-04 2015-12-01 Taiwan Semiconductor Manufactruing Company, Ltd. Temporary bonding scheme
KR102495911B1 (en) 2016-06-14 2023-02-03 삼성전자 주식회사 Semiconductor package

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090108440A1 (en) * 2007-10-26 2009-04-30 Infineon Technologies Ag Semiconductor device
US20100230792A1 (en) * 2009-03-12 2010-09-16 Scott Irving Premolded Substrates with Apertures for Semiconductor Die Packages with Stacked Dice, Said Packages, and Methods of Making the Same
US20100252188A1 (en) * 2009-04-01 2010-10-07 Ryoichi Inanami Template and method of manufacturing a semiconductor device
US20120141786A1 (en) 2010-12-06 2012-06-07 Dong Seon Uh Adhesive film for semiconductor device
US20140357020A1 (en) 2013-06-03 2014-12-04 Aleksandar Aleksov Methods for high precision microelectronic die integration

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8698303B2 (en) * 2010-11-23 2014-04-15 Ibiden Co., Ltd. Substrate for mounting semiconductor, semiconductor device and method for manufacturing semiconductor device
US9202799B2 (en) 2013-12-04 2015-12-01 Taiwan Semiconductor Manufactruing Company, Ltd. Temporary bonding scheme

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090108440A1 (en) * 2007-10-26 2009-04-30 Infineon Technologies Ag Semiconductor device
US20100230792A1 (en) * 2009-03-12 2010-09-16 Scott Irving Premolded Substrates with Apertures for Semiconductor Die Packages with Stacked Dice, Said Packages, and Methods of Making the Same
US20100252188A1 (en) * 2009-04-01 2010-10-07 Ryoichi Inanami Template and method of manufacturing a semiconductor device
US20120141786A1 (en) 2010-12-06 2012-06-07 Dong Seon Uh Adhesive film for semiconductor device
US20140357020A1 (en) 2013-06-03 2014-12-04 Aleksandar Aleksov Methods for high precision microelectronic die integration

Also Published As

Publication number Publication date
US20150155260A1 (en) 2015-06-04
US11328972B2 (en) 2022-05-10
US9202799B2 (en) 2015-12-01
US20190139850A1 (en) 2019-05-09
US20160056086A1 (en) 2016-02-25

Similar Documents

Publication Publication Date Title
US11328972B2 (en) Temporary bonding scheme
TWI362116B (en) Resin sheet for sealing semiconductor and manufacturing method of semiconductor drvice using the same
TWI589665B (en) Adhesive adhesive material for wafer processing, member for wafer processing using the temporary adhesive material for wafer processing, method for manufacturing wafer processed body, and thin wafer
CN103151306B (en) Method for manufacturing flexible electronic device
TWI629331B (en) Adhesive composition for semiconductor lamination
US20080182363A1 (en) Method for forming a microelectronic assembly including encapsulating a die using a sacrificial layer
US8236126B2 (en) Encapsulation method of environmentally sensitive electronic element
TW200603245A (en) Adhesive sheet commonly used for dicing/die bonding and semiconductor device using the same
WO2009050785A1 (en) Pressure-sensitive adhesive, pressure-sensitive adhesive sheet, multilayered pressure-sensitive adhesive sheet, and process for producing electronic part
TW201130945A (en) Heat-resistant adhesive sheet for semiconductor device fabrication, adhesive used for the sheet, and method for fabricating semiconductor device using the sheet
TW201540507A (en) Protective tape and semiconductor device manufacturing method using same
CN105492557A (en) Adhesive film and method for manufacturing seminconductor device
US10204854B2 (en) Packaging substrate and method of fabricating the same
KR20210030931A (en) Semiconductor device manufacturing method, thermosetting resin composition and dicing/die-bonding integrated film
WO2008098404A3 (en) Method for manufacturing a single-crystal film, and integrated optical device comprising such a single-crystal film
TWI654267B (en) Adhesive composition, subsequent film, and method of manufacturing semiconductor device
KR20150117653A (en) Sealing sheet for semiconductor element, semiconductor device, and semiconductor-device production method
US20150069600A1 (en) Embedded Silver Nanomaterials into Die Backside to Enhance Package Performance and Reliability
TW201727729A (en) Protective tape and method for producing semiconductor device
TW202111069A (en) Adhesive composition, film-like adhesive, adhesive sheet, dicing/die-bonding integrated adhesive sheet, semiconductor apparatus, and method for manufacturing same
JP2017005160A (en) Tape for wafer processing
WO2014203830A1 (en) Electronic device sealing method, electronic device package production method, and sealing sheet
JP4246758B2 (en) Manufacturing method of FPD
US8962392B2 (en) Underfill curing method using carrier
TWI718112B (en) Film for forming protective film

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4