TWM630151U - Circuit board having heat dissipation structure of built-in element - Google Patents
Circuit board having heat dissipation structure of built-in element Download PDFInfo
- Publication number
- TWM630151U TWM630151U TW111201393U TW111201393U TWM630151U TW M630151 U TWM630151 U TW M630151U TW 111201393 U TW111201393 U TW 111201393U TW 111201393 U TW111201393 U TW 111201393U TW M630151 U TWM630151 U TW M630151U
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- heat dissipation
- circuit board
- circuit
- copper foil
- Prior art date
Links
Images
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
本創作係有關於一種散熱結構,特別是有關於一種具有內埋元件散熱結構之電路板。 This work is about a heat dissipation structure, especially a circuit board with a heat dissipation structure with embedded components.
請參閱圖3A至圖3N,其係為習知電路板內埋元件結構的步驟流程圖。如圖3A所示,首先提供一銅箔基板20,銅箔基板20具有上表面201及下表面202。如圖3B所示,分別於銅箔基板20的上表面201及下表面202上設置第一上線路層21A及第一下線路層21B。如圖3C所示,於銅箔基板20中設置一開口H。如圖3D所示,設置一黏合層22於銅箔基板20的下表面202上,並覆蓋開口H的一端,使得該開口H形成一凹槽S。如圖3E所示,設置一電子元件C於凹槽S中。如圖3F所示,設置第一上介電層23A於銅箔基板20的上表面201上,並包覆第一上線路層21A及覆蓋電子元件C。如圖3G所示,移除黏合層22。如圖3H所示,設置第一下介電層23B於銅箔基板20的下表面202上。如圖31所示,分別於第一上介電層23A及第一下介電層23B的表面上形成至少一第一上盲孔23A1及至少一第一下盲孔23B1,以外露部分第一上線路層21A及第一下線路層21B。如圖3J所示,分別於至少一第一上盲孔23A1及至少一第一下盲孔23B1中,以及第一上介電層23A及第一下介電層23B的表面上形成第二上線路層24A及第二下線路層24B。如圖3K所示,分別於第一上介電層23A及第一下介電層23B的表面上形成第二上介電層25A及第二下介電層25B。如圖3L所示,分別於
第二上介電層25A及第二下介電層25B的表面上形成至少一第二上盲孔25A1及至少一第二下盲孔25B1,以外露部分第二上線路層24A及第二下線路層24B。如圖3M所示,分別於至少一第二上盲孔25A1及至少一第二下盲孔25B1中,以及第二上介電層25A及第二下介電層25B的表面上形成第三上線路層26A及第三下線路層26B。如圖3N所示,分別於第二上介電層25A及第二下介電層25B的表面上形成第一絕緣保護層27A及第二絕緣保護層27B,以外露部分第三上線路層26A及第三下線路層26B。據此,完成電路板內埋元件結構2。
Please refer to FIG. 3A to FIG. 3N , which are flow charts of steps of a conventional circuit board embedded component structure. As shown in FIG. 3A , first, a
請參閱圖3O,其係為圖3N電路板內埋元件結構的散熱示意圖。由最終完成的圖3N電路板內埋元件結構圖可知,由於電子元件C被電路板內埋元件結構2完全地覆蓋、包覆在電路板內埋元件結構2中,而與電子元件C表面直接接觸的銅箔基板20、第一上介電層23A及第一下介電層23B材料並不具有高導熱係數,因而使得電子元件C所產生的熱能無法順利地排出電路板內埋元件結構2,其散熱方向如箭號所示,係被包覆在電路板內埋元件結構2中。
Please refer to FIG. 3O , which is a schematic diagram of heat dissipation of the embedded component structure on the circuit board of FIG. 3N . It can be seen from the finally completed structure diagram of the embedded components in the circuit board in Fig. 3N that since the electronic component C is completely covered by the embedded
再者,雖然電子元件C的電性連接點係連接第一上線路層21A、第二上線路層24A及第三上線路層26A,且部分第三上線路層26A外露於第一絕緣保護層27A,但由於其線路連接的路徑曲折,且與電子元件C表面的接觸面積過小,因而亦無法達到良好的散熱效果。
Furthermore, although the electrical connection points of the electronic component C are connected to the first
據此,如何提供一種具有內埋元件散熱結構之電路板以解決上述問題已成為目前急需研究的課題。 Accordingly, how to provide a circuit board with a heat dissipation structure with embedded components to solve the above problems has become an urgent research topic.
鑑於上述問題,本創作提供一種具有內埋元件散熱結構之電路板,包含一電路板散熱結構、至少一電子元件以及一電路板線路結構。電路板散熱結構包含至少一開口及至少一散熱塊,散熱塊設置於開口中,散熱塊具有 第一表面及第二表面。電子元件設置於散熱塊上,並與散熱塊之第一表面接觸。電路板線路結構設置於電路板散熱結構上,並包覆電子元件;其中散熱塊之第二表面裸露於開口中。 In view of the above problems, the present invention provides a circuit board with a heat dissipation structure of embedded components, including a circuit board heat dissipation structure, at least one electronic component and a circuit board circuit structure. The heat dissipation structure of the circuit board includes at least one opening and at least one heat dissipation block, the heat dissipation block is arranged in the opening, and the heat dissipation block has first surface and second surface. The electronic components are arranged on the heat dissipation block and are in contact with the first surface of the heat dissipation block. The circuit board circuit structure is arranged on the heat dissipation structure of the circuit board and covers the electronic components; wherein the second surface of the heat dissipation block is exposed in the opening.
承上所述,本創作具有內埋元件散熱結構之電路板透過一表面與電子元件接觸、另一表面外露於開口中的散熱塊傳導、散發電子元件所產生的熱能,進一步達到快速散熱的效果。再者,除了透過散熱塊散熱之外,具有內埋元件散熱結構之電路板更可透過凸出於側表面的凸出部傳導、散發電子元件所產生的熱能。再者,即使需要同時設置多個電子元件,亦可透過本創作具有內埋元件散熱結構之電路板的設置,達到同時散熱的效果。 Based on the above, the circuit board with the heat dissipation structure of the embedded components conducts and dissipates the heat energy generated by the electronic components through the heat dissipation block whose surface is in contact with the electronic components and the other surface is exposed in the opening, so as to further achieve the effect of rapid heat dissipation. . Furthermore, in addition to dissipating heat through the heat dissipation block, the circuit board with the heat dissipation structure of the embedded element can also conduct and dissipate the heat energy generated by the electronic element through the protruding portion protruding from the side surface. Furthermore, even if a plurality of electronic components need to be installed at the same time, the effect of simultaneous heat dissipation can be achieved through the arrangement of the circuit board with the heat dissipation structure embedded in the invention.
1:具有內埋元件散熱結構之電路板 1: Circuit board with embedded component heat dissipation structure
10:銅箔基板 10: Copper foil substrate
101:離形層 101: Release layer
102:銅箔層 102: Copper foil layer
11:第一線路層 11: The first circuit layer
12:第一介電層 12: The first dielectric layer
13:第二線路層 13: Second circuit layer
14:第二介電層 14: Second Dielectric Layer
15:第三線路層 15: The third circuit layer
16:絕緣保護層 16: Insulation protective layer
17:隔離層 17: Isolation layer
18:黏著層 18: Adhesive layer
19:凸出部 19: Projection
A:電路板結構 A: Circuit board structure
A1:電路板線路結構 A1: Circuit board structure
A2:電路板散熱結構 A2: Circuit board heat dissipation structure
11A1:第一上線路層 11A1: The first upper circuit layer
12A1:第一上介電層 12A1: first upper dielectric layer
13A1:第二上線路層 13A1: Second upper circuit layer
14A1:第二上介電層 14A1: Second upper dielectric layer
15A1:第三上線路層 15A1: The third upper circuit layer
16A1:上絕緣保護層 16A1: Upper insulating protective layer
18A1:上黏著層 18A1: Upper Adhesive Layer
102A1:上銅箔層 102A1: Upper copper foil layer
11A2:第一下線路層 11A2: The first lower circuit layer
12A2:第一下介電層 12A2: First Lower Dielectric Layer
13A2:第二下線路層 13A2: Second lower circuit layer
14A2:第二下介電層 14A2: Second Lower Dielectric Layer
15A2:第三下線路層 15A2: The third lower circuit layer
16A2:下絕緣保護層 16A2: Lower insulating protective layer
18A2:下黏著層 18A2: Lower Adhesive Layer
102A2:下銅箔層 102A2: Lower copper foil layer
C:電子元件 C: electronic components
D:散熱塊 D: heat sink
D1:第一表面 D1: first surface
D2:第二表面 D2: Second surface
H:開口 H: opening
O:銅箔開口 O: copper foil opening
P:定位點 P: Anchor point
S:凹槽 S: groove
2:電路板內埋元件結構 2: The structure of embedded components in the circuit board
20:銅箔基板 20: Copper foil substrate
201:上表面 201: Upper surface
202:下表面 202: Lower Surface
21A:第一上線路層 21A: The first upper circuit layer
21B:第一下線路層 21B: The first lower circuit layer
22:黏合層 22: Adhesive layer
23A:第一上介電層 23A: first upper dielectric layer
23A1:第一上盲孔 23A1: The first upper blind hole
23B:第一下介電層 23B: first lower dielectric layer
23B1:第一下盲孔 23B1: The first blind hole
24A:第二上線路層 24A: Second upper circuit layer
24B:第二下線路層 24B: The second lower circuit layer
25A:第二上介電層 25A: Second upper dielectric layer
25A1:第二上盲孔 25A1: Second upper blind hole
25B:第二下介電層 25B: Second Lower Dielectric Layer
25B1:第二下盲孔 25B1: The second lower blind hole
26A:第三上線路層 26A: The third upper circuit layer
26B:第三下線路層 26B: The third lower circuit layer
27A:第一絕緣保護層 27A: The first insulating protective layer
27B:第二絕緣保護層 27B: Second insulating protective layer
圖1A至圖1L係為本創作製作具有內埋元件散熱結構之電路板的步驟流程圖;圖2A及圖2B係為本創作具有內埋元件散熱結構之電路板的剖面圖及上視圖;圖3A至圖3N係為習知電路板內埋元件結構的步驟流程圖;以及圖3O係為圖3N電路板內埋元件結構的散熱示意圖。 1A to 1L are flow charts of the steps of manufacturing a circuit board with a heat dissipation structure for embedded components; FIGS. 2A and 2B are cross-sectional views and top views of the circuit board with a heat dissipation structure for embedded components; 3A to 3N are flow charts of steps of the conventional circuit board embedded component structure; and FIG. 3O is a schematic diagram of heat dissipation of the circuit board embedded component structure of FIG. 3N.
請參閱圖1A至圖1L,其係為本創作製作具有內埋元件散熱結構之電路板的步驟流程圖。如圖1A所示,首先提供一銅箔基板10,銅箔基板10包含相對的第一表面及第二表面,第一表面位於第二表面的上方位置,第一表面及第二表面上依序設置一離形層101及一銅箔層102。如圖1B所示,於銅箔基板
10的銅箔層102上設置第一線路層11,並蝕刻部分第一線路層11,以形成至少一凹槽S。需注意的是,在本創作的實施例中,係分別於銅箔基板10的第一表面及第二表面上形成相對應的線路結構,因此,在圖式中仍繪製出相對應的結構,但為了簡化說明,在後續的步驟流程中僅針對銅箔基板10第一表面上所形成的線路結構進行說明及標示符號。如圖1C所示,於至少一凹槽S中設置至少一電子元件C,於本創作之一實施例中,電子元件C係為晶片元件。如圖1D所示,設置第一介電層12於銅箔層102上,並包覆第一線路層11及至少一電子元件C,其中第一線路層11與第一介電層12係形成第一線路層結構。如圖1E所示,於第一線路層結構上依序形成第二線路層結構及第三線路層15,以形成電路板結構A,其中第二線路層結構包含第二線路層13及第二介電層14,並於最第二介電層14上設置一絕緣保護層16,絕緣保護層16包覆一部分第三線路層15,並外露另一部分第三線路層15,絕緣保護層16的材料包含防焊油墨。有關形成第二線路層結構及第三線路層15的步驟如先前技術所述,於此不再贅述。如圖1F所示,將電路板結構A由銅箔基板10的離形層101上分離。如圖1G所示,針對電路板結構A的下表面進行線路層的圖案化,包含設置隔離層17於電路板結構A的下表面上,亦即設置隔離層17於電路板結構A的銅箔層102上。如圖1H所示,蝕刻電路板結構A的下表面,以移除部分銅箔層102,並形成至少一銅箔開口O後,移除隔離層17。如圖1I所示,在銅箔開口O中設置黏著層18。如圖1J所示,針對電路板結構A的一定位點P進行預定深度的切割,以形成一定位槽,其中定位槽係透過雷射切割,將定位槽中的各層元件切除,僅在定位槽的底部遺留銅箔層102,使得電路板結構A透過定位槽分隔為電路板線路結構A1及電路板散熱結構A2。如圖1K所示,以定位槽底部的銅箔層102作為轉折點,翻轉電路板散熱結構A2,使得電路板散熱結構A2位於電路板線路結構A1的下方位置。如圖1L所示,在翻轉電路板散熱結構A2後,透過線路對接技術及
黏著層18,使得電路板散熱結構A2的下表面對接、覆蓋於電路板線路結構A1的下表面上,並使得電子元件C內埋於電路板結構A中,亦即電子元件C內埋於電路板線路結構A1及電路板散熱結構A2中,據此完成具有內埋元件散熱結構之電路板1,其中具有內埋元件散熱結構之電路板1包含電路板線路結構A1及電路板散熱結構A2,電路板散熱結構A2包含散熱塊D,散熱塊D由第一線路層11、第二線路層13及第三線路層15組成,散熱塊D具有第一表面D1及第二表面D2,電子元件C設置於散熱塊D的第一表面D1上,並與第一表面D1接觸,散熱塊D的第二表面D2外露於電路板散熱結構A2的開口H中。
Please refer to FIG. 1A to FIG. 1L , which are flow charts of steps of fabricating a circuit board with a heat dissipation structure with embedded components for the present invention. As shown in FIG. 1A , a
此外,在圖1J的步驟中,係針對第一電路板結構A的定位點進行切割,並利用第一線路層11的延展性,以便於後續翻轉電路板散熱結構A2時的定位。於本創作的另一實施例中,亦可直接由定位點切割,將電路板線路結構A1及電路板散熱結構A2完全分割開來後,再進行對接定位的動作,於本創作中並不限定。
In addition, in the step of FIG. 1J , the positioning points of the first circuit board structure A are cut, and the ductility of the
再者,在圖1J的步驟中,由於電路板散熱結構A2係透過第一線路層11的延展性翻轉對接電路板線路結構A1,因此,在電路板散熱結構A2翻轉對接電路板線路結構A1後,第一線路層11則會凸出於整個具有內埋元件散熱結構之電路板1的側面,以形成一凸出部19,如圖1L所示。
Furthermore, in the step of FIG. 1J , since the heat dissipation structure A2 of the circuit board is reversed and connected to the circuit structure A1 of the circuit board through the ductility of the
此外,在圖1J的步驟中,由於電路板散熱結構A2係以翻轉的方式對接電路板線路結構A1,因此,在整個具有內埋元件散熱結構之電路板1的設計上係預先在結構中預設一定位點P,並針對欲對接的連接點(線路層)進行左右位置的配置,以便於在電路板散熱結構A2翻轉後,與電路板線路結構A1形成上下位置的對應關係。或者,在無須上下對接電路板線路結構A1之線路層以及電路板散熱結構A2之線路層的情況下,則以黏著層18分隔電路板線路結構A1的線路層以及電路板散熱結構A2的線路層。
In addition, in the step of FIG. 1J , since the circuit board heat dissipation structure A2 is connected to the circuit board circuit structure A1 in a reversed manner, the design of the
承上所述,在圖1I設置黏著層18的步驟中,若預設在電路板散熱結構A2中的第一線路層11不需要與電路板線路結構A1的第一線路層11對接時,則透過黏著層18的設置,設置、黏接在電路板散熱結構A2與電路板線路結構A1之間,以隔離電路板散熱結構A2的第一線路層11與電路板線路結構A1的第一線路層11。
Continuing from the above, in the step of disposing the
在圖1J的步驟中,若預設在電路板散熱結構A2中的第一線路層11需要與電路板線路結構A1的第一線路層11對接時,黏著層18則設置在電路板散熱結構A2第一線路層11周圍的銅箔開口O中,以及設置在電路板線路結構A1第一線路層11周圍的銅箔開口O中,以便於電性連接電路板散熱結構A2的第一線路層11與電路板線路結構A1的第一線路層11。
In the step of FIG. 1J , if the
此外,在圖1L的步驟中,散熱塊D第二表面D2的面積係大於電子元件C的表面積,以便於電子元件C與散熱塊D的第一表面D1接觸時,可透過第一線路層11、第二線路層13及的三線路層15,將電子元件C所產生的熱能傳導至具有內埋元件散熱結構之電路板1的外部。
In addition, in the step of FIG. 1L, the area of the second surface D2 of the heat dissipation block D is larger than the surface area of the electronic component C, so that when the electronic component C is in contact with the first surface D1 of the heat dissipation block D, the
承上所述,散熱塊D係由電路板結構A中的第一線路層11、第二線路層13及第三線路層15堆疊形成,並與電子元件C的表面接觸,以達到散熱的效果。但在本創作其它實施例中,散熱塊D亦可由單一線路層形成,作為與電子元件C表面接觸的一散熱塊D,於本創作的實施例中並不限定作為散熱塊D的線路層層數。
As mentioned above, the heat dissipation block D is formed by stacking the
請參閱圖2A,其係為本創作具有內埋元件散熱結構之電路板的剖面圖。具有內埋元件散熱結構之電路板1包含一電路板線路結構A1、一電路板散熱結構A2以及一電子元件C。電路板線路結構A1設置於電路板散熱結構A2上,並與電路板散熱結構A2包覆電子元件C。電路板散熱結構A2包含至少一開口H及至少一散熱塊D,散熱塊D設置於開口H中,具有第一表面D1及第二表面
D2,使得電子元件C透過散熱塊D將產生的熱能由第一表面D1傳導至第二表面D2,並傳導到開口H外部,亦即傳導到具有內埋元件散熱結構之電路板1外部,如箭號方向所示。
Please refer to FIG. 2A , which is a cross-sectional view of a circuit board having a heat dissipation structure with embedded components in the present invention. The
電路板線路結構A1包含第一上線路層11A1、第一上介電層12A1、第二上線路層13A1、第二上介電層14A1、第三上線路層15A1、上絕緣保護層16A1、一上銅箔層102A1以及一上黏著層18A1。上黏著層18A1設置於上銅箔層102A1中。上黏著層18A1與上銅箔層102A1設置於電路板散熱結構A2上。電子元件C設置於上銅箔層102A1上,並與上銅箔層102A1接觸。第一上線路層11A1及第一上介電層12A1設置於上銅箔層102A1上,第一上介電層12A1並包覆第一上線路層11A1及電子元件C。第二上介電層14A1設置於第一上介電層12A1上,並包覆第二上線路層13A1。第三上線路層15A1設置於第二上介電層14A1上。上絕緣保護層16A1設置於第二上介電層14A1上,包覆部分第三上線路層15A1,且外露部分第三上線路層15A1。 The circuit board circuit structure A1 includes a first upper circuit layer 11A1, a first upper dielectric layer 12A1, a second upper circuit layer 13A1, a second upper dielectric layer 14A1, a third upper circuit layer 15A1, an upper insulating protection layer 16A1, a An upper copper foil layer 102A1 and an upper adhesive layer 18A1. The upper adhesive layer 18A1 is disposed in the upper copper foil layer 102A1. The upper adhesive layer 18A1 and the upper copper foil layer 102A1 are disposed on the heat dissipation structure A2 of the circuit board. The electronic component C is disposed on the upper copper foil layer 102A1 and is in contact with the upper copper foil layer 102A1. The first upper wiring layer 11A1 and the first upper dielectric layer 12A1 are disposed on the upper copper foil layer 102A1 , and the first upper dielectric layer 12A1 covers the first upper wiring layer 11A1 and the electronic element C. As shown in FIG. The second upper dielectric layer 14A1 is disposed on the first upper dielectric layer 12A1 and covers the second upper wiring layer 13A1. The third upper wiring layer 15A1 is disposed on the second upper dielectric layer 14A1. The upper insulating protection layer 16A1 is disposed on the second upper dielectric layer 14A1, covers part of the third upper wiring layer 15A1, and exposes part of the third upper wiring layer 15A1.
電路板散熱結構A2更包含第一下線路層11A2、第一下介電層12A2、第二下線路層13A2、第二下介電層14A2、第三下線路層15A2、下絕緣保護層16A2、一下銅箔層102A2以及一下黏著層18A2。下黏著層18A2設置於下銅箔層102A2中。下銅箔層102A2與上銅箔層102A1接觸。下黏著層18A2與下銅箔層102A2設置於電路板線路結構A1下。第一下線路層11A2及第一下介電層12A2設置於下銅箔層102A2下,第一下線路層11A2與下銅箔層102A2接觸,第一下介電層12A2並包覆第一下線路層11A2。第二下介電層14A2設置於第一下介電層12A2下,並包覆第二下線路層13A2,第二下線路層13A2與第一下線路層11A2接觸。第三下線路層15A2設置於第二下介電層14A2下,並與第二下線路層13A2接觸。下絕緣保護層16A2設置於第二下介電層14A2下,包覆部分第 三下線路層15A2,且外露部分第三下線路層15A2,其中下絕緣保護層16A2係形成電路板散熱結構A2的開口H。 The circuit board heat dissipation structure A2 further includes a first lower wiring layer 11A2, a first lower dielectric layer 12A2, a second lower wiring layer 13A2, a second lower dielectric layer 14A2, a third lower wiring layer 15A2, a lower insulating protection layer 16A2, A lower copper foil layer 102A2 and a lower adhesive layer 18A2. The lower adhesive layer 18A2 is disposed in the lower copper foil layer 102A2. The lower copper foil layer 102A2 is in contact with the upper copper foil layer 102A1. The lower adhesive layer 18A2 and the lower copper foil layer 102A2 are disposed under the circuit board circuit structure A1. The first lower wiring layer 11A2 and the first lower dielectric layer 12A2 are disposed under the lower copper foil layer 102A2, the first lower wiring layer 11A2 is in contact with the lower copper foil layer 102A2, and the first lower dielectric layer 12A2 covers the first lower wiring layer 102A2. Line layer 11A2. The second lower dielectric layer 14A2 is disposed under the first lower dielectric layer 12A2 and covers the second lower wiring layer 13A2, and the second lower wiring layer 13A2 is in contact with the first lower wiring layer 11A2. The third lower wiring layer 15A2 is disposed under the second lower dielectric layer 14A2 and is in contact with the second lower wiring layer 13A2. The lower insulating protection layer 16A2 is disposed under the second lower dielectric layer 14A2, and covers a part of the first There are three lower wiring layers 15A2, and part of the third lower wiring layer 15A2 is exposed, wherein the lower insulating protection layer 16A2 forms the opening H of the heat dissipation structure A2 of the circuit board.
散熱塊D包含電路板散熱結構A2中的第一下線路層11A2、第二下線路層13A2及第三下線路層15A2。上銅箔層102A1、下銅箔層102A2、第一下線路層11A2、第二下線路層13A2及第三下線路層15A2如上的設置位置關係,依序堆疊設置,使得電子元件C產生的熱能由上銅箔層102A1、下銅箔層102A2、第一下線路層11A2、第二下線路層13A2及第三下線路層15A2傳導到開口H外部,亦即傳導到具有內埋元件散熱結構之電路板1外部,如箭號方向所示。此外,各個線路層係使用金屬銅材料,其具有高導熱係數,但於本創作其它實施例中,亦可使用其它具有高導熱係數的材料,以增加導熱效果,於本創作中並不限定。再者,在圖2A的結構中,散熱塊D係設置於開口H中,但為了提升散熱效果,在其它實施例中,散熱塊D亦可以凸出於開口H表面外的結構設置。
The heat dissipation block D includes the first lower circuit layer 11A2, the second lower circuit layer 13A2 and the third lower circuit layer 15A2 in the circuit board heat dissipation structure A2. The upper copper foil layer 102A1, the lower copper foil layer 102A2, the first lower circuit layer 11A2, the second lower circuit layer 13A2 and the third lower circuit layer 15A2 are arranged in the same positional relationship as above, and are stacked in sequence, so that the thermal energy generated by the electronic component C From the upper copper foil layer 102A1, the lower copper foil layer 102A2, the first lower wiring layer 11A2, the second lower wiring layer 13A2 and the third lower wiring layer 15A2 to the outside of the opening H, that is, to the outside of the opening H, that is, to the heat dissipation structure of the embedded element. Outside of
承上所述,由於電子元件C的導熱實際上係經由上銅箔層102A1、下銅箔層102A2、第一下線路層11A2、第二下線路層13A2及第三下線路層15A2傳導到開口H外部,因此,廣義而言,散熱塊D係進一步包含下銅箔層102A2,甚至進一步包含上銅箔層102A1。 As mentioned above, since the thermal conductivity of the electronic component C is actually conducted to the opening via the upper copper foil layer 102A1, the lower copper foil layer 102A2, the first lower wiring layer 11A2, the second lower wiring layer 13A2 and the third lower wiring layer 15A2 Externally H, therefore, in a broad sense, the heat sink D further includes a lower copper foil layer 102A2, and even further includes an upper copper foil layer 102A1.
具有內埋元件散熱結構之電路板1更包含一凸出部19,凸出部19包含部分上銅箔層102A1及部分下銅箔層102A2,凸出於電路板散熱結構A2及電路板線路結構A1的側表面。由於電子元件C的表面係與部分上銅箔層102A1直接接觸,並於部分下銅箔層102A2間接接觸,因此,電子元件C所產生的熱能亦可透過凸出部19傳導到具有內埋元件散熱結構之電路板1外部,如水平方向的箭號所示。此外,為了增加散熱的效果,與電子元件C表面間接接觸的第一
下線路層11A2、第二下線路層13A2及第三下線路層15A2面積係大於電子元件C的表面積。
The
上黏著層18A1及下黏著層18A2根據線路層是否需要電性連接的需求,分別設置於電路板線路結構A1的第一上線路層11A1與電路板散熱結構A2的第一下線路層11A2周圍,使得第一上線路層11A1電性連接第一下線路層11A2。或者,由上黏著層18A1黏接下黏著層18A2,以分隔第一上線路層11A1與第一下線路層11A2。於本創作之實施例中,上黏著層18A1及下黏著層18A2係為絕緣膠材。 The upper adhesive layer 18A1 and the lower adhesive layer 18A2 are respectively disposed around the first upper circuit layer 11A1 of the circuit board circuit structure A1 and the first lower circuit layer 11A2 of the circuit board heat dissipation structure A2 according to whether the circuit layers need to be electrically connected. The first upper wiring layer 11A1 is electrically connected to the first lower wiring layer 11A2. Alternatively, the lower adhesive layer 18A2 is bonded by the upper adhesive layer 18A1 to separate the first upper wiring layer 11A1 and the first lower wiring layer 11A2. In the embodiment of the present invention, the upper adhesive layer 18A1 and the lower adhesive layer 18A2 are insulating adhesive materials.
請參閱圖2B,其係為本創作具有內埋元件散熱結構之電路板的上視圖。如圖所示,透過本創作具有內埋元件散熱結構之電路板1,在散熱方向上除了透過垂直於散熱塊D表面的方向向外傳導熱能之外,更包含由具有內埋元件散熱結構之電路板1側面的各個方向散熱,如箭號所示。
Please refer to FIG. 2B , which is a top view of the circuit board with the heat dissipation structure of the embedded components of the present invention. As shown in the figure, through the
綜上所述,本創作具有內埋元件散熱結構之電路板透過一表面與電子元件接觸、另一表面外露於開口中的散熱塊傳導、散發電子元件所產生的熱能,進一步達到快速散熱的效果。再者,除了透過散熱塊散熱之外,具有內埋元件散熱結構之電路板更可透過凸出於側表面的凸出部傳導、散發電子元件所產生的熱能。再者,即使需要同時設置多個電子元件,亦可透過本創作具有內埋元件散熱結構之電路板的設置,達到同時散熱的效果。 To sum up, the circuit board with the heat dissipation structure of embedded components in this creation conducts and dissipates the heat energy generated by the electronic components through the heat dissipation block whose one surface is in contact with the electronic components and the other surface is exposed in the opening, so as to further achieve the effect of rapid heat dissipation. . Furthermore, in addition to dissipating heat through the heat dissipation block, the circuit board with the heat dissipation structure of the embedded element can also conduct and dissipate the heat energy generated by the electronic element through the protruding portion protruding from the side surface. Furthermore, even if a plurality of electronic components need to be installed at the same time, the effect of simultaneous heat dissipation can be achieved through the arrangement of the circuit board with the heat dissipation structure embedded in the invention.
1:具有內埋元件散熱結構之電路板 1: Circuit board with embedded component heat dissipation structure
A:電路板結構 A: Circuit board structure
A1:電路板線路結構 A1: Circuit board structure
A2:電路板散熱結構 A2: Circuit board heat dissipation structure
11A1:第一上線路層 11A1: The first upper circuit layer
12A1:第一上介電層 12A1: first upper dielectric layer
13A1:第二上線路層 13A1: Second upper circuit layer
14A1:第二上介電層 14A1: Second upper dielectric layer
15A1:第三上線路層 15A1: The third upper circuit layer
16A1:上絕緣保護層 16A1: Upper insulating protective layer
18A1:上黏著層 18A1: Upper Adhesive Layer
102A1:上銅箔層 102A1: Upper copper foil layer
11A2:第一下線路層 11A2: The first lower circuit layer
12A2:第一下介電層 12A2: First Lower Dielectric Layer
13A2:第二下線路層 13A2: Second lower circuit layer
14A2:第二下介電層 14A2: Second Lower Dielectric Layer
15A2:第三下線路層 15A2: The third lower circuit layer
16A2:下絕緣保護層 16A2: Lower insulating protective layer
18A2:下黏著層 18A2: Lower Adhesive Layer
102A2:下銅箔層 102A2: Lower copper foil layer
C:電子元件 C: electronic components
D:散熱塊 D: heat sink
D1:第一表面 D1: first surface
D2:第二表面 D2: Second surface
H:開口 H: opening
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW111201393U TWM630151U (en) | 2022-02-09 | 2022-02-09 | Circuit board having heat dissipation structure of built-in element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW111201393U TWM630151U (en) | 2022-02-09 | 2022-02-09 | Circuit board having heat dissipation structure of built-in element |
Publications (1)
Publication Number | Publication Date |
---|---|
TWM630151U true TWM630151U (en) | 2022-08-01 |
Family
ID=83783364
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW111201393U TWM630151U (en) | 2022-02-09 | 2022-02-09 | Circuit board having heat dissipation structure of built-in element |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWM630151U (en) |
-
2022
- 2022-02-09 TW TW111201393U patent/TWM630151U/en unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10896899B2 (en) | Display panel, method for manufacturing the same, and display device | |
TWI542271B (en) | Package substrate and manufacturing method thereof | |
TWI445100B (en) | Package structure and manufacturing method thereof | |
US10957614B2 (en) | Heat dissipation substrate and fabricating method thereof | |
US10515870B1 (en) | Package carrier having a mesh gas-permeable structure disposed in the through hole | |
JP2007324330A (en) | Circuit board | |
TWM630151U (en) | Circuit board having heat dissipation structure of built-in element | |
TWI440153B (en) | Package substrate and fabrication method thereof | |
CN217037540U (en) | Circuit board with embedded device heat radiation structure | |
JP2007324231A (en) | Wiring substrate and semiconductor device | |
TWI721813B (en) | Circuit carrier structure and manufacturing method thereof | |
US11545412B2 (en) | Package structure and manufacturing method thereof | |
JP2000353716A (en) | Semiconductor device, manufacture thereof and module mounted with the semiconductor device | |
TWI473544B (en) | Embeded chip package structure | |
TWI772147B (en) | Circuit board and method for manufacturing the same | |
JP4761200B2 (en) | controller | |
JP4742964B2 (en) | Mounting substrate and manufacturing method thereof | |
KR101584230B1 (en) | Method of manufacturing of high radiation pcb board | |
TW201743426A (en) | Semiconductor device and method of cutting a fuse | |
TWI437582B (en) | Method for manufacturing chip resistor | |
JP2007019268A (en) | Wiring board and manufacturing method thereof, and electronic equipment incorporating wiring board | |
JP3269491B2 (en) | Semiconductor device, fuse structure used therefor, and method of manufacturing the same | |
US20240064901A1 (en) | Circuit board assembly and manufacturing method thereof | |
JP4238864B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
JP7225754B2 (en) | Circuit board with built-in semiconductor IC and its manufacturing method |