TWM593695U - Inconsistency bias power amplifier - Google Patents

Inconsistency bias power amplifier Download PDF

Info

Publication number
TWM593695U
TWM593695U TW108209031U TW108209031U TWM593695U TW M593695 U TWM593695 U TW M593695U TW 108209031 U TW108209031 U TW 108209031U TW 108209031 U TW108209031 U TW 108209031U TW M593695 U TWM593695 U TW M593695U
Authority
TW
Taiwan
Prior art keywords
circuit
bias
transistor
amplifier
electrically connected
Prior art date
Application number
TW108209031U
Other languages
Chinese (zh)
Inventor
杰弗裡 陳
Original Assignee
民瑞科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 民瑞科技股份有限公司 filed Critical 民瑞科技股份有限公司
Priority to TW108209031U priority Critical patent/TWM593695U/en
Publication of TWM593695U publication Critical patent/TWM593695U/en

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

一種非一致性偏壓功率放大器,適用於設置於一功率輸入端及一功率輸出端之間,其包含一第一放大電路及一第二放大電路。該第一放大電路與該功率輸入端電連接。該第二放大電路設置於該第一放大電路及該功率輸出端之間,並分別與該第一放大電路及該功率輸出端電連接。其中,該第一放大電路中電晶體(transistor)之偏壓靜態工作電流(Quiescent Current)大於該第二放大電路中電晶體(transistor)之偏壓靜態工作電流(Quiescent Current),進一步提升該非一致性偏壓功率放大器之功率附加效率(Power Added Efficiency)。 A non-uniform bias power amplifier is suitable for being disposed between a power input terminal and a power output terminal. It includes a first amplifying circuit and a second amplifying circuit. The first amplifier circuit is electrically connected to the power input terminal. The second amplifier circuit is disposed between the first amplifier circuit and the power output terminal, and is electrically connected to the first amplifier circuit and the power output terminal, respectively. Wherein, the bias quiescent current of the transistor in the first amplifier circuit is greater than the bias quiescent current of the transistor in the second amplifier circuit, which further enhances the inconsistency Power Added Efficiency of a power amplifier with a bias voltage.

Description

非一致性偏壓功率放大器 Non-uniform bias power amplifier

本新型是有關於一種功率放大器,尤其是一種使用於多級功率放大器,用以提升功率附加效率之非一致性偏壓功率放大器。 The present invention relates to a power amplifier, especially a non-uniform bias power amplifier used for multi-stage power amplifier to improve the additional power efficiency.

目前使用於無線通訊產業的功率放大器或功率放大器電路,為了提高功率附加效率,功率放大器內部的電晶體,其偏壓都使用AB級(class-AB)的偏壓方式,用以提升功率附加效率。 At present, the power amplifier or power amplifier circuit used in the wireless communication industry, in order to improve the power additional efficiency, the bias voltage of the transistor inside the power amplifier uses the class-AB (class-AB) bias method to improve the power additional efficiency .

參閱圖1,為A類放大器(class-A)之特性曲線,其中,IC為集極電流,VCE為集極電壓,IBQ為輸入訊號,ICQ為輸出訊號,Q為偏壓靜態工作點,L為負載線。A類放大器之偏壓靜態工作點Q的區域在50%飽和電流,A類放大器始終操作於線性區域中,具有較佳線性放大效率,但是消耗功率較大。 Refer to FIG. 1 for the characteristic curve of class A amplifier, where IC is the collector current, V CE is the collector voltage, I BQ is the input signal, I CQ is the output signal, and Q is the bias static Working point, L is the load line. The area of the static operating point Q of the class A amplifier is at 50% saturation current. The class A amplifier always operates in the linear region and has better linear amplification efficiency, but consumes more power.

參閱圖2,為B類放大器(class-B)之特性曲線,其中,IC為集極電流,VCE為集極電壓,IBQ為輸入訊號,ICQ為輸出訊號,Q為偏壓靜態工作點。B類放大器之偏壓靜態工作點Q的區域在0%飽和電流,相較於A類放大器,B類放大器具有較低的消耗功率,但B類放大器容易發生交越失真(crossover distortion)。 Refer to FIG. 2 for the characteristic curve of class B amplifier, where IC is the collector current, V CE is the collector voltage, I BQ is the input signal, I CQ is the output signal, and Q is the bias static Working point. Class B amplifiers have a static operating point Q at 0% saturation current. Compared with class A amplifiers, class B amplifiers have lower power consumption, but class B amplifiers are prone to crossover distortion.

參閱圖3,為AB類放大器(class-AB)之特性曲線,其中,IC為集極電流,VCE為集極電壓,IBQ為輸入訊號,ICQ為輸出訊號,Q為偏壓靜態 工作點。AB類放大器之偏壓靜態工作點Q的區域在20%飽和電流附近,AB類放大器可提供線性與功率消耗之間的良好折衷。 Refer to FIG. 3 for the characteristic curve of class AB amplifier, where IC is the collector current, V CE is the collector voltage, I BQ is the input signal, I CQ is the output signal, and Q is the bias static Working point. Class AB amplifiers have a static operating point Q around 20% saturation current. Class AB amplifiers provide a good compromise between linearity and power consumption.

功率放大器電路動作時,如果有輸入信號,這些信號經過放大處理後輸出到外部的其他裝置。功率放大器電路處理信號放大時使用的電壓被稱作工作電壓,使用的電流被稱作工作電流。當這個功率放大器裝置的輸入在無信號狀態,此時我們定義這個狀態下所損耗基本電流叫做「Quiescent Current」,也稱作偏壓靜態工作電流。 When the power amplifier circuit is operating, if there are input signals, these signals are amplified and output to other external devices. The voltage used when the power amplifier circuit processes signal amplification is called the operating voltage, and the current used is called the operating current. When the input of the power amplifier device is in a no-signal state, at this time we define the basic current lost in this state as "Quiescent Current", also known as the bias static operating current.

目前以共射(common emitter)所組成之多級功率放大器,每一級放大電路中所使用的電晶體都是同一類型,例如AB類放大器所組成之共射之多級功率放大器,每一級放大電路都屬於AB類放大電路。 At present, multi-stage power amplifiers composed of common emitters use the same type of transistors in each stage of the amplifier circuit. For example, the common-emitter multi-stage power amplifiers composed of class AB amplifiers each stage of the amplifier circuit All belong to class AB amplifier circuit.

除此之外,以同一類放大電路所組成之共射多級功率放大器,靠近輸入端之放大電路中電晶體尺寸較小,越靠近輸出端之放大電路中電晶體尺寸較大,其中,電晶體尺寸可利用電晶體中射極面積表示,且越靠近輸出端之電晶體的偏壓靜態工作電流「Quiescent Current」越大,造成目前共射所組成之多級功率放大器的功率附加效率無法有效提升。 In addition, in the cascade multi-stage power amplifier composed of the same type of amplifier circuit, the size of the transistor in the amplifier circuit near the input terminal is smaller, and the size of the transistor in the amplifier circuit closer to the output terminal is larger. The size of the crystal can be expressed by the emitter area in the transistor, and the closer to the output terminal, the larger the quiescent current "Quiescent Current" of the transistor, resulting in the ineffectiveness of the power added efficiency of the current multi-stage power amplifier. Promote.

目前無線傳輸的規格對於線性嚴格要求,以對應幅度及相位失真,其中,射頻功率放大器為發射機練中最關鍵的部分,但對於傳輸速度的提升,目前的射頻功率放大器可能表現出不足的線性性能。 The current wireless transmission specifications have strict requirements on linearity to correspond to the amplitude and phase distortion. Among them, the RF power amplifier is the most critical part of the transmitter, but for the improvement of transmission speed, the current RF power amplifier may show insufficient linearity performance.

當高效率射頻功率放大器之輸出功率大於100mW時,提供-35dB之誤差向量幅度(EVM)是一項具有挑戰性的任務,尤其是在需要消除對數字預失真的依賴以降低成本和系統壓力。而且具有足夠輸出功率並提供-47dB之誤差向量幅度(EVM),對無線資訊的傳輸是有益的。由於電晶體 技術的縮放及電源電壓的降低,迫使輸出功率受到限制以達到瓦級飽和功率。 When the output power of a high-efficiency RF power amplifier is greater than 100mW, providing an error vector magnitude (EVM) of -35dB is a challenging task, especially when it is necessary to eliminate the dependence on digital predistortion to reduce cost and system pressure. Moreover, it has enough output power and provides an error vector magnitude (EVM) of -47dB, which is beneficial to the transmission of wireless information. Because the transistor The scaling of technology and the reduction of the power supply voltage have forced the output power to be limited to reach the watt-level saturation power.

目前有許多技術來因應上述挑戰,如基於P型金屬氧化物半導體場效電晶體的電容補償技術,多門控晶體管,或是自適應偏差技術,皆不足以實現低於誤差向量幅度(EVM)的頻率和功率水平變化。 There are currently many technologies to cope with the above challenges, such as capacitance compensation technology based on P-type metal oxide semiconductor field effect transistors, multi-gated transistors, or adaptive deviation technology, which are not sufficient to achieve an error vector magnitude (EVM) Frequency and power levels change.

因此,如何提升功率放大器之功率附加效率,以因應高速的傳輸速率,並克服現有的線性化限制,是相關技術人員亟需努力的目標。 Therefore, how to improve the power-added efficiency of the power amplifier to cope with the high-speed transmission rate and overcome the existing linearization limitations is a goal urgently needed by relevant technical personnel.

有鑑於此,本新型之目的是在提供一種非一致性偏壓功率放大器,該非一致性偏壓功率放大器適用於設置於一功率輸入端及一功率輸出端之間,該非一致性偏壓功率放大器包含一第一放大電路及一第二放大電路。 In view of this, the purpose of the present invention is to provide a non-uniform bias power amplifier, which is suitable for being disposed between a power input terminal and a power output terminal. The non-uniform bias power amplifier It includes a first amplifier circuit and a second amplifier circuit.

該第一放大電路與該功率輸入端電連接。該第二放大電路設置於該第一放大電路及該功率輸出端之間,並分別與該第一放大電路及該功率輸出端電連接。 The first amplifier circuit is electrically connected to the power input terminal. The second amplifier circuit is disposed between the first amplifier circuit and the power output terminal, and is electrically connected to the first amplifier circuit and the power output terminal, respectively.

其中,該第一放大電路中電晶體(transistor)之偏壓靜態工作電流(Quiescent Current)大於該第二放大電路中電晶體(transistor)之偏壓靜態工作電流(Quiescent Current)。 Wherein, the bias quiescent current of the transistor in the first amplifier circuit is greater than the bias quiescent current of the transistor in the second amplifier circuit.

本新型的又一技術手段,是在於上述之第一放大電路包括一由一第一基極端、一第一集極端,及一第一射極端所構成之第一電晶體、一第一阻抗匹配電路、一第一基極偏壓電路,及一第一集極偏壓電路,該 第一阻抗匹配電路之一端與該功率輸入端電連接,該第一阻抗匹配電路之另一端與該第一電晶體之第一基極端及該第一基極偏壓電路之一端電連接,該第一基極偏壓電路之另一端與一第一基極電壓電連接,該第一集極偏壓電路之一端與該第一電晶體之第一集極端電連接,該第一集極偏壓電路之另一端與一第一集極電壓電連接,該第一射極端接地。 Another technical means of the present invention is that the above-mentioned first amplifying circuit includes a first transistor composed of a first base terminal, a first collector terminal, and a first emitter terminal, and a first impedance matching Circuit, a first base bias circuit, and a first collector bias circuit, the One end of the first impedance matching circuit is electrically connected to the power input terminal, and the other end of the first impedance matching circuit is electrically connected to the first base terminal of the first transistor and one end of the first base bias circuit, The other end of the first base bias circuit is electrically connected to a first base voltage, one end of the first collector bias circuit is electrically connected to the first collector terminal of the first transistor, the first The other end of the collector bias circuit is electrically connected to a first collector voltage, and the first emitter terminal is grounded.

本新型的另一技術手段,是在於上述之第二放大電路包括一由一第二基極端、一第二集極端,及一第二射極端所構成之第二電晶體、一第二阻抗匹配電路、一第二基極偏壓電路,及一第二集極偏壓電路,該第二阻抗匹配電路之一端與該第一電晶體之第一集極端電連接,該第二阻抗匹配電路之另一端與該第二電晶體之第二基極端及該第二基極偏壓電路之一端電連接,該第二基極偏壓電路之另一端與一第二基極電壓電連接,該第二集極偏壓電路之一端與該第二電晶體之第二集極端及該功率輸出端電連接,該第二集極偏壓電路之另一端與一第二集極電壓電連接,該第二射極端接地。 Another technical means of the present invention is that the above-mentioned second amplifying circuit includes a second transistor composed of a second base terminal, a second collector terminal, and a second emitter terminal, and a second impedance matching A circuit, a second base bias circuit, and a second collector bias circuit, one end of the second impedance matching circuit is electrically connected to the first collector terminal of the first transistor, and the second impedance is matched The other end of the circuit is electrically connected to the second base terminal of the second transistor and one end of the second base bias circuit, and the other end of the second base bias circuit is electrically connected to a second base voltage Connected, one end of the second collector bias circuit is electrically connected to the second collector terminal of the second transistor and the power output terminal, and the other end of the second collector bias circuit is connected to a second collector The voltage is electrically connected and the second emitter is grounded.

本新型的再一技術手段,是在於上述之非一致性偏壓功率放大器,更包含一第三放大電路,設置於該第二放大電路及該功率輸出端之間,並分別與該第二放大電路及該功率輸出端電連接。 A further technical means of the present invention is that the non-uniform bias power amplifier described above further includes a third amplifying circuit, which is arranged between the second amplifying circuit and the power output terminal, and is respectively amplified with the second The circuit and the power output terminal are electrically connected.

本新型的又一技術手段,是在於上述之非一致性偏壓功率放大器,更包含一第四放大電路,設置於該第三放大電路及該功率輸出端之間,並分別與該第三放大電路及該功率輸出端電連接。 Another technical means of the present invention is that the non-uniform bias power amplifier described above further includes a fourth amplifying circuit, which is disposed between the third amplifying circuit and the power output terminal, and is respectively amplified with the third The circuit and the power output terminal are electrically connected.

本新型的另一技術手段,是在於上述之第三放大電路中電晶體之偏壓靜態工作電流大於該第四放大電路中電晶體之偏壓靜態工作電流。 Another technical means of the present invention is that the bias static working current of the transistor in the third amplifying circuit is larger than the bias static working current of the transistor in the fourth amplifying circuit.

本新型的再一技術手段,是在於上述之非一致性偏壓功率放大器,更包含一第五放大電路,設置於該功率輸入端及該第一放大電路之間,並分別與該功率輸入端及該第一放大電路電連接。 Another technical means of the present invention is that the non-uniform bias power amplifier described above further includes a fifth amplifier circuit, which is disposed between the power input terminal and the first amplifier circuit, and is respectively connected to the power input terminal And the first amplifier circuit is electrically connected.

本新型的又一技術手段,是在於上述之非一致性偏壓功率放大器,更包含一第六放大電路,設置於該第五放大電路及該第一放大電路之間,並分別與該第五放大電路及該第一放大電路電連接。 Another technical means of the present invention is that the non-uniform bias power amplifier described above further includes a sixth amplifier circuit, which is disposed between the fifth amplifier circuit and the first amplifier circuit, and is separately connected to the fifth The amplifier circuit and the first amplifier circuit are electrically connected.

本新型的另一技術手段,是在於上述之非一致性偏壓功率放大器,更包含一第七放大電路,設置於該第二放大電路及該功率輸出端之間,並分別與該第二放大電路及該功率輸出端電連接。 Another technical means of the present invention is that the non-uniform bias power amplifier described above further includes a seventh amplifier circuit, which is disposed between the second amplifier circuit and the power output terminal, and is separately amplified from the second amplifier The circuit and the power output terminal are electrically connected.

本新型的再一技術手段,是在於上述之該第一放大電路之偏壓靜態工作電流介於1%~95%飽和電流,該第二放大電路之偏壓靜態工作電流介於0%~15%飽和電流。 Another technical means of the present invention is that the above-mentioned first amplifying circuit has a bias static working current between 1% and 95% saturation current, and the second amplifying circuit has a bias static working current between 0% and 15 % Saturation current.

本新型之有益功效在於,該第一放大電路之第一電晶體的偏壓靜態工作電流接近飽和電流,該第二放大電路之第二電晶體的偏壓靜態工作電流接近截止電流,兩者皆無法單獨使用於高線度之超速資訊傳輸的功率放大器中,但將本新型所揭示之第一放大電路設置於連接或靠近該功率輸入端,該第二放大電路設置於連接或靠近該功率輸出端,且該第一放大電路與該第二放大電路直接電連接時,就可以於高線度之超速資訊傳輸的功率放大器中使用。除此之外,該第一放大電路之電晶體偏壓靜態工作 電流大於該第二放大電路之電晶體偏壓靜態工作電流,有別於傳統多級功率放大器是以一級一級偏壓靜態工作電流漸大的方式,本新型可有效提升功率附加效率。 The beneficial effect of the present invention is that the bias static working current of the first transistor of the first amplifier circuit is close to the saturation current, and the bias static working current of the second transistor of the second amplifier circuit is close to the cut-off current, both It cannot be used alone in high-speed power amplifiers with high-speed information transmission, but the first amplifier circuit disclosed in the present invention is installed at or near the power input terminal, and the second amplifier circuit is installed at or near the power output terminal When the first amplifier circuit and the second amplifier circuit are directly electrically connected, it can be used in a high-amplitude power amplifier for super-speed information transmission. In addition, the transistor bias of the first amplifier circuit works statically The current is larger than the transistor bias static working current of the second amplifying circuit, which is different from the traditional multi-stage power amplifier in that the static working current of the first-stage and one-stage bias voltage is gradually increased. The new type can effectively increase the additional power efficiency.

IC‧‧‧集極電流 I C ‧‧‧ Collector current

VCE‧‧‧集極電壓 V CE ‧‧‧ Collector voltage

IBQ‧‧‧輸入訊號 I BQ ‧‧‧ input signal

ICQ‧‧‧輸出訊號 I CQ ‧‧‧ output signal

Q‧‧‧靜態工作點 Q‧‧‧static working point

L‧‧‧負載線 L‧‧‧Load line

RF_IN‧‧‧功率輸入端 RF_IN‧‧‧Power input

RF_OUT‧‧‧功率輸出端 RF_OUT‧‧‧Power output

VB1‧‧‧第一基極電壓 VB1‧‧‧First base voltage

VC1‧‧‧第一集極電壓 VC1‧‧‧First collector voltage

VB2‧‧‧第二基極電壓 VB2‧‧‧Second base voltage

VC2‧‧‧第二集極電壓 VC2‧‧‧Second collector voltage

VB3‧‧‧第三基極電壓 VB3‧‧‧third base voltage

VC3‧‧‧第三集極電壓 VC3‧‧‧third collector voltage

VB4‧‧‧第四基極電壓 VB4‧‧‧ Fourth base voltage

VC4‧‧‧第四集極電壓 VC4‧‧‧ Fourth collector voltage

VCE‧‧‧集極電壓 VCE‧‧‧ Collector voltage

IC‧‧‧集極電流 IC‧‧‧ Collector current

IS‧‧‧飽和電流 IS‧‧‧saturation current

Q1‧‧‧偏壓靜態工作電流 Q1‧‧‧bias static working current

Q2‧‧‧偏壓靜態工作電流 Q2‧‧‧bias static working current

G‧‧‧接地 G‧‧‧Ground

3‧‧‧第一放大電路 3‧‧‧First amplifier circuit

31‧‧‧第一電晶體 31‧‧‧ First transistor

311‧‧‧第一基極端 311‧‧‧The first base extreme

312‧‧‧第一集極端 312‧‧‧ Episode 1 Extreme

313‧‧‧第一射極端 313‧‧‧The first shot extreme

32‧‧‧第一阻抗匹配電路 32‧‧‧First impedance matching circuit

33‧‧‧第一基極偏壓電路 33‧‧‧First base bias circuit

34‧‧‧第一集極偏壓電路 34‧‧‧The first collector bias circuit

4‧‧‧第二放大電路 4‧‧‧ Second amplifier circuit

41‧‧‧第二電晶體 41‧‧‧Second transistor

411‧‧‧第二基極端 411‧‧‧The second base extreme

412‧‧‧第二集極端 412‧‧‧ Episode 2 Extreme

413‧‧‧第二射極端 413‧‧‧Second shot extreme

42‧‧‧第二阻抗匹配電路 42‧‧‧Second impedance matching circuit

43‧‧‧第二基極偏壓電路 43‧‧‧Second base bias circuit

44‧‧‧第二集極偏壓電路 44‧‧‧Second collector bias circuit

53‧‧‧第三放大電路 53‧‧‧The third amplifier circuit

531‧‧‧第三電晶體 531‧‧‧The third transistor

532‧‧‧第三阻抗匹配電路 532‧‧‧The third impedance matching circuit

533‧‧‧第三基極偏壓電路 533‧‧‧ Third base bias circuit

534‧‧‧第三集極偏壓電路 534‧‧‧Third collector bias circuit

54‧‧‧第四放大電路 54‧‧‧ Fourth Amplifier Circuit

541‧‧‧第四電晶體 541‧‧‧ fourth transistor

542‧‧‧第四阻抗匹配電路 542‧‧‧ Fourth impedance matching circuit

543‧‧‧第四基極偏壓電路 543‧‧‧ fourth base bias circuit

544‧‧‧第四集極偏壓電路 544‧‧‧ Fourth collector bias circuit

55‧‧‧第五放大電路 55‧‧‧ fifth amplifier circuit

56‧‧‧第六放大電路 56‧‧‧Sixth amplifier circuit

57‧‧‧第七放大電路 57‧‧‧Seventh amplifier circuit

圖1是一特性曲線示意圖,說明習知一種A類放大器(class-A)之特性曲線;圖2是一特性曲線示意圖,說明習知一種B類放大器(class-B)之特性曲線;圖3是一特性曲線示意圖,說明習知一種AB類放大器(class-AB)之特性曲線;圖4是一電路示意圖,為本新型一種非一致性偏壓功率放大器之一第一較佳實施例;圖5是一特性曲線示意圖,說明該第一較佳實施例之一第一放大電路之特性曲線;圖6是一特性曲線示意圖,說明該第一較佳實施例之一第二放大電路之特性曲線;圖7是一電路示意圖,本新型一種非一致性偏壓功率放大器之一第二較佳實施例;圖8是一電路示意圖,本新型一種非一致性偏壓功率放大器之一第三較佳實施例; 圖9是一電路示意圖,本新型一種非一致性偏壓功率放大器之一第四較佳實施例;圖10是一電路示意圖,本新型一種非一致性偏壓功率放大器之一第五較佳實施例;圖11是一電路示意圖,本新型一種非一致性偏壓功率放大器之一第六較佳實施例;及圖12是一電路示意圖,本新型一種非一致性偏壓功率放大器之一第七較佳實施例。 Fig. 1 is a schematic diagram of a characteristic curve illustrating the characteristic curve of a conventional class A amplifier (class-A); Fig. 2 is a schematic diagram of a characteristic curve illustrating the characteristic curve of a conventional class B amplifier (class-B); Fig. 3 Is a characteristic curve diagram illustrating the characteristic curve of a conventional class-AB amplifier; FIG. 4 is a schematic circuit diagram, which is a first preferred embodiment of a new type of non-uniform bias power amplifier; FIG. 5 is a characteristic curve diagram illustrating the characteristic curve of the first amplification circuit of the first preferred embodiment; FIG. 6 is a characteristic curve diagram illustrating the characteristic curve of the second amplification circuit of the first preferred embodiment FIG. 7 is a circuit schematic diagram, a second preferred embodiment of a non-uniform bias power amplifier of the present invention; FIG. 8 is a circuit schematic diagram, a third preferred of a non-uniform bias power amplifier of the present invention; Example; 9 is a schematic circuit diagram of a fourth preferred embodiment of a non-uniform bias power amplifier of the present invention; FIG. 10 is a schematic circuit diagram of a fifth preferred implementation of a non-uniform bias power amplifier of the present invention Example; FIG. 11 is a schematic circuit diagram, a sixth preferred embodiment of the novel non-uniform bias power amplifier; and FIG. 12 is a schematic circuit diagram, the seventh of a novel non-uniform bias power amplifier. Preferred embodiment.

有關本新型之相關申請專利特色與技術內容,在以下配合參考圖式之七個較佳實施例的詳細說明中,將可清楚地呈現。在進行詳細說明前應注意的是,類似的元件是以相同的編號來做表示。 Relevant patent application features and technical content of the new model will be clearly presented in the following detailed description with reference to the seven preferred embodiments of the drawings. Before making a detailed description, it should be noted that similar elements are represented by the same number.

參閱圖4、5、6,為本新型一種非一致性偏壓功率放大器之一第一較佳實施例,該非一致性偏壓功率放大器適用於設置於一功率輸入端RF_IN及一功率輸出端RF_OUT之間,該非一致性偏壓功率放大器包含一第一放大電路3,及一第二放大電路4。 Referring to FIGS. 4, 5, and 6, it is a first preferred embodiment of a new type of non-uniform bias power amplifier. The non-uniform bias power amplifier is suitable for being disposed at a power input terminal RF_IN and a power output terminal RF_OUT. In between, the non-uniform bias power amplifier includes a first amplifying circuit 3 and a second amplifying circuit 4.

該第一放大電路3與該功率輸入端RF_IN電連接。該第二放大電路4設置於該第一放大電路3及該功率輸出端RF_OUT之間,並分別與該第一放大電路3及該功率輸出端RF_OUT電連接,該第一放大電路3中電晶體之偏壓靜態工作電流Q1大於該第二放大電路4中電晶體之偏壓靜態工作電流Q2。 The first amplifier circuit 3 is electrically connected to the power input terminal RF_IN. The second amplifying circuit 4 is disposed between the first amplifying circuit 3 and the power output terminal RF_OUT, and is electrically connected to the first amplifying circuit 3 and the power output terminal RF_OUT, respectively. The transistor in the first amplifying circuit 3 The bias static working current Q1 is greater than the bias static working current Q2 of the transistor in the second amplifier circuit 4.

回顧圖5,VCE為集極電壓,IC為集極電流,IS為飽和電流,L為50%飽和電流IS的負載線,Q1為該第一放大電路3之偏壓靜態工作電流。其中,該第一放大電路3之偏壓靜態工作電流Q1介於1%~95%飽和電流IS。 Recalling FIG. 5, VCE is the collector voltage, IC is the collector current, IS is the saturation current, L is the load line of 50% saturation current IS, and Q1 is the bias static operating current of the first amplifier circuit 3. Wherein, the bias static working current Q1 of the first amplifying circuit 3 is between 1% and 95% saturation current IS.

回顧圖6,其中,VCE為集極電壓,IC為集極電流,IS為飽和電流,L為50%飽和電流IS的負載線,Q2為該第二放大電路4之偏壓靜態工作電流。該第二放大電路4之偏壓靜態工作電流Q2介於0%~15%飽和電流IS,也就是該第二放大電路4之偏壓靜態工作電流Q2接近截止電流。 Recalling FIG. 6, where VCE is the collector voltage, IC is the collector current, IS is the saturation current, L is the load line of 50% saturation current IS, and Q2 is the bias static operating current of the second amplifier circuit 4. The bias static operating current Q2 of the second amplifying circuit 4 is between 0% and 15% of the saturation current IS, that is, the bias static operating current Q2 of the second amplifying circuit 4 is close to the cut-off current.

該第一放大電路3包括一由一第一基極端311、一第一集極端312,及一第一射極端313所構成之第一電晶體31、一第一阻抗匹配電路32、一第一基極偏壓電路33,及一第一集極偏壓電路34,該第一阻抗匹配電路32之一端與該功率輸入端RF_IN電連接,該第一阻抗匹配電路32之另一端與該第一電晶體31之第一基極端311及該第一基極偏壓電路33之一端電連接,該第一基極偏壓電路33之另一端與一第一基極電壓VB1電連接,該第一集極偏壓電路34之一端與該第一電晶體31之第一集極端312電連接,該第一集極偏壓電路34之另一端與一第一集極電壓VC1電連接,該第一射極端313接地G。 The first amplifier circuit 3 includes a first transistor 31 composed of a first base terminal 311, a first collector terminal 312, and a first emitter terminal 313, a first impedance matching circuit 32, and a first A base bias circuit 33, and a first collector bias circuit 34, one end of the first impedance matching circuit 32 is electrically connected to the power input terminal RF_IN, and the other end of the first impedance matching circuit 32 is connected to the The first base terminal 311 of the first transistor 31 is electrically connected to one end of the first base bias circuit 33, and the other end of the first base bias circuit 33 is electrically connected to a first base voltage VB1 , One end of the first collector bias circuit 34 is electrically connected to the first collector terminal 312 of the first transistor 31, and the other end of the first collector bias circuit 34 is connected to a first collector voltage VC1 Electrically connected, the first emitter terminal 313 is grounded G.

該第二放大電路4包括一由一第二基極端411、一第二集極端412,及一第二射極端413所構成之第二電晶體41、一第二阻抗匹配電路42、一第二基極偏壓電路43,及一第二集極偏壓電路44,該第二阻抗匹配電路42之一端與該第一電晶體31之第一集極端312電連接,該第二阻抗匹配電路42之另一端與該第二電晶體41之第二基極端411及該第二基極偏壓電路43之一端電連接,該第二基極偏壓電路43之另一端與一第二基極電壓VB2電 連接,該第二集極偏壓電路44之一端與該第二電晶體41之第二集極端412及該功率輸出端RF_OUT電連接,該第二集極偏壓電路44之另一端與一第二集極電壓VC2電連接,該第二射極端413接地G。 The second amplifying circuit 4 includes a second transistor 41 composed of a second base terminal 411, a second collector terminal 412, and a second emitter terminal 413, a second impedance matching circuit 42, and a second A base bias circuit 43 and a second collector bias circuit 44, one end of the second impedance matching circuit 42 is electrically connected to the first collector terminal 312 of the first transistor 31, the second impedance is matched The other end of the circuit 42 is electrically connected to the second base terminal 411 of the second transistor 41 and one end of the second base bias circuit 43. The other end of the second base bias circuit 43 is connected to a first Two base voltage VB2 Connected, one end of the second collector bias circuit 44 is electrically connected to the second collector terminal 412 of the second transistor 41 and the power output terminal RF_OUT, and the other end of the second collector bias circuit 44 is connected to A second collector voltage VC2 is electrically connected, and the second emitter terminal 413 is grounded G.

該第一放大電路3及該第二放大電路4所使用之電晶體選自於雙極性接面型電晶體(bipolar junction transistor,BJT)及場效電晶體(field-effecttransistor,FET)其中之一及其組合。 The transistor used in the first amplifier circuit 3 and the second amplifier circuit 4 is selected from one of bipolar junction transistor (BJT) and field-effect transistor (FET) And combinations.

其中,上述雙極性接面型電晶體(BJT)可以使用SiGe(Silicon Gemanium)BJT、GaAs(Galium Arsnide)HBT(Heterojunction bipolar transistor)…等。上述場效電晶體(FET)可以使用CMOS(Complementary metal-oxide-semiconductor)FET、pHEMT(pseudomorphic heterostructure High-electron-mobility transistor)FET、GaN(Galium Nitrde)FET…等。 Among them, SiGe (Silicon Gemanium) BJT, GaAs (Galium Arsnide) HBT (Heterojunction bipolar transistor), etc. can be used for the bipolar junction transistor (BJT). As the field effect transistor (FET), CMOS (Complementary metal-oxide-semiconductor) FET, pHEMT (pseudomorphic heterostructure High-electron-mobility transistor) FET, GaN (Galium Nitrde) FET, etc. can be used.

本案新型創作人要強調的是,現在的數位個人通信系統所使用之功率放大器,其線性度的要求非常嚴刻,傳統的類比調變系統在現今的數位系統中,其信號傳輸錯誤率過大時,其系統已經無法正常的工作,甚至會出現斷話的情形。 The new creator of this case should emphasize that the power amplifiers used in today's digital personal communication systems have very strict linearity requirements. The traditional analog modulation system in today's digital systems has a large signal transmission error rate. , Its system has been unable to work properly, and even disconnected.

而目前高線性(high linear)之功率放大器中所使用的電晶體皆為AB類放大器(class-AB),可以提升功率放大器之功率附加效率PAE(power added efficiency)。其中,多級的功率放大器的特性為,接近輸入端之電晶體之集極偏壓靜態工作電流是小於接近輸出端之電晶體之集極偏壓靜態工作電流。舉例來說,在三級功率放大器中,第一級電晶體之集極偏壓靜態工作電流是小於第二級電晶體之集極偏壓靜態工作電流,第二 級電晶體之集極偏壓靜態工作電流是小於第三級電晶體之集極偏壓靜態工作電流。 At present, the transistors used in high linear power amplifiers are all class-AB amplifiers, which can improve the power added efficiency (PAE) of the power amplifiers. Among them, the characteristic of the multi-stage power amplifier is that the quiescent operating current of the collector bias of the transistor close to the input end is smaller than the quiescent operating current of the collector bias of the transistor close to the output end. For example, in a three-stage power amplifier, the quiescent operating current of the collector bias of the first-stage transistor is less than the quiescent operating current of the collector bias of the second-stage transistor. The collector-biased quiescent operating current of the first-level transistor is less than the collector-biased static operating current of the third-level transistor.

本新型所揭示之第一放大電路3之第一電晶體31之偏壓靜態工作電流Q1接近飽和電流IS,是屬於線性放大效率較差的電晶體,該第一放大電路3無法單獨使用於以高線性度之資訊傳輸的放大器中;該第二放大電路4之第二電晶體41的偏壓靜態工作電流Q2接近截止電流,同樣也是屬於線性放大效率較差的電晶體,該第二放大電路4無法單獨使用於以高線性度之資訊傳輸放大器中。 The bias static operating current Q1 of the first transistor 31 of the first amplifying circuit 3 disclosed by the present invention is close to the saturation current IS, which is a transistor with poor linear amplification efficiency, and the first amplifying circuit 3 cannot be used alone for high In an amplifier for linearity information transmission; the biased static operating current Q2 of the second transistor 41 of the second amplifier circuit 4 is close to the cut-off current, which is also a transistor with poor linear amplification efficiency, and the second amplifier circuit 4 cannot Used alone in information transmission amplifiers with high linearity.

由於該非一致性偏壓功率放大器第一放大電路3設置於該第二放大電路4之前端,該第一放大電路3中第一電晶體31之集極偏壓靜態工作電流Q1會大於第二放大電路4中第二電晶體41之集極偏壓靜態工作電流。 Since the first amplifier circuit 3 of the non-uniform bias power amplifier is disposed in front of the second amplifier circuit 4, the collector bias static operating current Q1 of the first transistor 31 in the first amplifier circuit 3 will be greater than the second amplifier The collector of the second transistor 41 in the circuit 4 biases the quiescent operating current.

舉例來說,當傳統多級功率放大器都使用A類放大器(class-A)時,傳統第一級放大電路中A類電晶體的射極面積使用240μm2,並施加5V的集極電壓,其第一級放大電路中A類電晶體的偏壓靜態工作電流為36mA;傳統第二級放大電路中A類電晶體的射極面積使用1440μm2,並施加5V的集極電壓,其第二級放大電路中A類電晶體的偏壓靜態工作電流為216mA。 For example, when traditional multi-stage power amplifiers use class A amplifiers (class-A), the emitter area of the class A transistor in the traditional first-stage amplifier circuit uses 240 μm 2 and a collector voltage of 5 V is applied. The quiescent operating current of the Class A transistor in the first-stage amplifier circuit is 36mA; the emitter area of the Class A transistor in the traditional second-stage amplifier circuit uses 1440μm 2 and a collector voltage of 5V is applied. The quiescent operating current of the Class A transistor in the amplifier circuit is 216mA.

雖然本新型之非一致性偏壓功率放大器之第一放大電路3之第一電晶體31之射極面積同樣使用240μm2,並施加5V的集極電壓,但是該第一放大電路3之第一電晶體31的偏壓靜態工作電流Q1為50mA;雖然本新型之非一致性偏壓功率放大器之第二放大電路4之第二電晶體41的射極面 積同樣使用1440μm2,並施加5V的集極電壓,但是該第二放大電路4之第二電晶體41的偏壓靜態工作電流Q2為15mA。 Although the emitter area of the first transistor 31 of the first amplifying circuit 3 of the novel non-uniform bias power amplifier also uses 240 μm 2 and applies a collector voltage of 5 V, the first amplifying circuit 3 has the first The bias static current Q1 of the transistor 31 is 50mA; although the emitter area of the second transistor 41 of the second amplifying circuit 4 of the non-uniform bias power amplifier of the new type also uses 1440μm 2 , and a 5V collector is applied Voltage, but the quiescent operating current Q2 of the second transistor 41 of the second amplifier circuit 4 is 15 mA.

由上述說明可知,本新型非一致性偏壓功率放大器的電晶體尺寸(射極面積)與習知相同為漸大的設置(240μm2<1440μm2,提升6倍),但是該第一放大電路3之第一電晶體31的偏壓靜態工作電流Q1是大於傳統多級功率放大器之第一級電晶體的偏壓靜態工作電流(50mA>36mA);該第二放大電路4之第二電晶體41的偏壓靜態工作電流Q2是小於傳統多級功率放大器之第二級電晶體的偏壓靜態工作電流(15mA<216mA)。 From the above description, the same transistor size of the present novel non-uniformity of the bias of the power amplifier (emitter area) of the conventional set of getting a large (240μm 2 <1440μm 2, lifting 6-fold), but the first amplifier circuit The bias static operating current Q1 of the first transistor 31 of 3 is larger than the bias static operating current (50mA>36mA) of the first transistor of the traditional multi-stage power amplifier; the second transistor of the second amplifier circuit 4 The bias quiescent operating current Q2 of 41 is smaller than the bias quiescent operating current (15mA<216mA) of the second-stage transistor of the traditional multi-stage power amplifier.

除此之外,傳統多級功率放大器之每一級電晶體的偏壓靜態工作電流為漸大態樣(36mA→216mA),本新型非一致性偏壓功率放大器之每一級電晶體的偏壓靜態工作電流為漸小態樣(50mA→15mA),其偏壓靜態工作電流減少了約0.3倍(15mA/50mA=0.3)。 In addition, the static quiescent operating current of each stage transistor of the traditional multistage power amplifier is gradually increasing (36mA→216mA). The static bias current of each stage transistor of the new non-uniform bias power amplifier The working current is gradually decreasing (50mA→15mA), and its bias static working current is reduced by about 0.3 times (15mA/50mA=0.3).

因此,本新型非一致性偏壓功率放大器將該第一放大電路3之第一電晶體31的偏壓靜態工作電流Q1操作於飽和電流方向,該第二放大電路4之第二電晶體41的偏壓靜態工作電流Q2操作於截止電流方向,或是B類放大器的電流方向時,該第一電晶體31的偏壓靜態工作電流Q1大於該第二電晶體41的偏壓靜態工作電流Q2。 Therefore, the novel non-uniform bias power amplifier operates the bias static operating current Q1 of the first transistor 31 of the first amplifier circuit 3 in the direction of saturation current, and the second transistor 41 of the second amplifier circuit 4 When the bias quiescent operating current Q2 is operated in the cut-off current direction or the current direction of the Class B amplifier, the bias quiescent operating current Q1 of the first transistor 31 is greater than the bias quiescent operating current Q2 of the second transistor 41.

上述之舉例中所使用之數值,只是該第一較佳實施例之其中之一電路設置所量測或計算的數值,實際實施時,應以實際使用之功率放大器進行電路設計,其量測或計算的數值應有不同,不應以本較佳實施例之舉例為限。 The values used in the above examples are only the values measured or calculated by one of the circuit settings of the first preferred embodiment. In actual implementation, the circuit design should be based on the power amplifier actually used. The calculated values should be different and should not be limited to the examples of the preferred embodiment.

參閱圖7,為本發明一種非一致性偏壓功率放大器之一第二較佳實施例,該第二較佳實施例與該第一較佳實施例大致相同,相同之處於此不再詳述,不同之處在於該非一致性偏壓功率放大器更包含一第三放大電路53。 Referring to FIG. 7, it is a second preferred embodiment of a non-uniform bias power amplifier of the present invention. The second preferred embodiment is substantially the same as the first preferred embodiment, and the same is not described in detail here. The difference is that the non-uniform bias power amplifier further includes a third amplifying circuit 53.

該第三放大電路53設置於該第二放大電路4及該功率輸出端RF_OUT之間,並分別與該第二放大電路4之第二基極端412及該功率輸出端RF_OUT電連接。其中,該第三放大電路53可以是任何一種功率放大電路,再以該第一放大電路3及該第二放大電路4的組合來提升該非一致性偏壓功率放大器之功率附加效率。 The third amplifier circuit 53 is disposed between the second amplifier circuit 4 and the power output terminal RF_OUT, and is electrically connected to the second base terminal 412 of the second amplifier circuit 4 and the power output terminal RF_OUT, respectively. Wherein, the third amplifying circuit 53 may be any kind of power amplifying circuit, and then the combination of the first amplifying circuit 3 and the second amplifying circuit 4 is used to improve the power added efficiency of the non-uniform bias power amplifier.

參閱圖8,為本發明一種非一致性偏壓功率放大器之一第三較佳實施例,該第三較佳實施例與該第二較佳實施例大致相同,相同之處於此不再詳述,不同之處在於該非一致性偏壓功率放大器更包含一第四放大電路54。 Referring to FIG. 8, it is a third preferred embodiment of a non-uniform bias power amplifier of the present invention. The third preferred embodiment is substantially the same as the second preferred embodiment, and the same is not described in detail here. The difference is that the non-uniform bias power amplifier further includes a fourth amplifying circuit 54.

該第四放大電路54設置於該第三放大電路53及該功率輸出端RF_OUT之間,並分別與該第三放大電路53及該功率輸出端RF_OUT電連接。其中,該第四放大電路54可以是任何一種功率放大電路,再以該第一放大電路3及該第二放大電路4的組合來提升該非一致性偏壓功率放大器之功率附加效率。 The fourth amplifier circuit 54 is disposed between the third amplifier circuit 53 and the power output terminal RF_OUT, and is electrically connected to the third amplifier circuit 53 and the power output terminal RF_OUT, respectively. Wherein, the fourth amplifying circuit 54 may be any kind of power amplifying circuit, and then the combination of the first amplifying circuit 3 and the second amplifying circuit 4 is used to improve the power added efficiency of the non-uniform bias power amplifier.

參閱圖9,為本發明一種非一致性偏壓功率放大器之一第四較佳實施例,該第四較佳實施例與該第三較佳實施例大致相同,相同之處於此不再詳述,不同之處在於該非一致性偏壓功率放大器之第三放大電路53之第三電晶體531偏壓靜態工作電流與該第一放大電路3之第一電晶體31相 同,該第三放大電路53之第三電晶體531偏壓靜態工作電流介於1%~95%飽和電流,該第四放大電路54之第四電晶體541偏壓靜態工作電流與該第二放大電路4之第二電晶體41相同,該第四放大電路54之第四電晶體541偏壓靜態工作電流介於0%~15%飽和電流,該第四放大電路54之第四電晶體541偏壓靜態工作電流接近截止電流。 Referring to FIG. 9, it is a fourth preferred embodiment of a non-uniform bias power amplifier of the present invention. The fourth preferred embodiment is substantially the same as the third preferred embodiment, and the same will not be described in detail here. The difference is that the third transistor 531 of the third amplifier circuit 53 of the non-uniform bias power amplifier biases the quiescent operating current to the first transistor 31 of the first amplifier circuit 3 Similarly, the third transistor 531 of the third amplifying circuit 53 biases the static operating current between 1% and 95% of the saturation current, and the fourth transistor 541 of the fourth amplifying circuit 54 biases the static operating current and the second The second transistor 41 of the amplifier circuit 4 is the same. The fourth transistor 541 of the fourth amplifier circuit 54 biases the static operating current between 0% and 15% of the saturation current. The fourth transistor 541 of the fourth amplifier circuit 54 The biased quiescent operating current is close to the cut-off current.

該第三放大電路53具有一第三電晶體531、一第三阻抗匹配電路532、一第三基極偏壓電路533,及一第三集極偏壓電路534,該第三阻抗匹配電路532之一端與該第二電晶體41之第一集極端312電連接,該第三電晶體531與該第三阻抗匹配電路532之另一端電連接,該第三基極偏壓電路533之一端與該第三電晶體531及該第三阻抗匹配電路532電連接,該第三基極偏壓電路533之另一端與一第三基極電壓VB3電連接,該第三集極偏壓電路534之一端與該第三電晶體531電連接,該第三集極偏壓電路534之另一端與一第三集極電壓VC3電連接,第三電晶體531接地G。 The third amplifying circuit 53 has a third transistor 531, a third impedance matching circuit 532, a third base bias circuit 533, and a third collector bias circuit 534, the third impedance matching One end of the circuit 532 is electrically connected to the first collector terminal 312 of the second transistor 41, the third transistor 531 is electrically connected to the other end of the third impedance matching circuit 532, and the third base bias circuit 533 One end is electrically connected to the third transistor 531 and the third impedance matching circuit 532, the other end of the third base bias circuit 533 is electrically connected to a third base voltage VB3, and the third collector is biased One end of the voltage circuit 534 is electrically connected to the third transistor 531, the other end of the third collector bias circuit 534 is electrically connected to a third collector voltage VC3, and the third transistor 531 is grounded G.

該第四放大電路54具有一第四電晶體541、一第四阻抗匹配電路542、一第四基極偏壓電路543,及一第四集極偏壓電路544,該第四阻抗匹配電路542之一端與該第三電晶體531電連接,該第四電晶體541與該第四阻抗匹配電路542之另一端電連接,該第四基極偏壓電路543之一端與該第四電晶體541及該第四阻抗匹配電路542電連接,該第四基極偏壓電路543之另一端與一第四基極電壓VB4電連接,該第四集極偏壓電路544之一端與該第四電晶體541及該功率輸出端RF_OUT電連接,該第四集極偏壓電路544之另一端與一第四集極電壓VC4電連接,第四電晶體541接地G。 The fourth amplifying circuit 54 has a fourth transistor 541, a fourth impedance matching circuit 542, a fourth base bias circuit 543, and a fourth collector bias circuit 544, the fourth impedance matching One end of the circuit 542 is electrically connected to the third transistor 531, the fourth transistor 541 is electrically connected to the other end of the fourth impedance matching circuit 542, and one end of the fourth base bias circuit 543 is connected to the fourth The transistor 541 and the fourth impedance matching circuit 542 are electrically connected, the other end of the fourth base bias circuit 543 is electrically connected to a fourth base voltage VB4, and one end of the fourth collector bias circuit 544 It is electrically connected to the fourth transistor 541 and the power output terminal RF_OUT, the other end of the fourth collector bias circuit 544 is electrically connected to a fourth collector voltage VC4, and the fourth transistor 541 is grounded G.

參閱圖10,為本發明一種非一致性偏壓功率放大器之一第五較佳實施例,該第五較佳實施例與該第一較佳實施例大致相同,相同之處於此不再詳述,不同之處在於該非一致性偏壓功率放大器更包含一第五放大電路55。 Referring to FIG. 10, it is a fifth preferred embodiment of a non-uniform bias power amplifier of the present invention. The fifth preferred embodiment is substantially the same as the first preferred embodiment, and the same is not described in detail here. The difference is that the non-uniform bias power amplifier further includes a fifth amplifying circuit 55.

該第五放大電路55設置於該功率輸入端RF_IN及該第一放大電路3之間,並分別與該功率輸入端RF_IN及該第一放大電路3之第一阻抗匹配電路32電連接。其中,該第五放大電路55可以是任何一種功率放大電路,再以該第一放大電路3及該第二放大電路4的組合來提升該非一致性偏壓功率放大器之功率附加效率。 The fifth amplifier circuit 55 is disposed between the power input terminal RF_IN and the first amplifier circuit 3, and is electrically connected to the power input terminal RF_IN and the first impedance matching circuit 32 of the first amplifier circuit 3, respectively. The fifth amplifying circuit 55 may be any kind of power amplifying circuit, and the combination of the first amplifying circuit 3 and the second amplifying circuit 4 is used to improve the power added efficiency of the non-uniform bias power amplifier.

參閱圖11,為本發明一種非一致性偏壓功率放大器之一第六較佳實施例,該第六較佳實施例與該第五較佳實施例大致相同,相同之處於此不再詳述,不同之處在於該非一致性偏壓功率放大器更包含一第六放大電路56。 Referring to FIG. 11, it is a sixth preferred embodiment of a non-uniform bias power amplifier of the present invention. The sixth preferred embodiment is substantially the same as the fifth preferred embodiment, and the same is not described in detail here. The difference is that the non-uniform bias power amplifier further includes a sixth amplifier circuit 56.

該第六放大電路56設置於該第五放大電路55及該第一放大電路3之間,並分別與該第五放大電路55及該第一放大電路3之第一阻抗匹配電路32電連接。其中,該第六放大電路56可以是任何一種功率放大電路,再以該第一放大電路3及該第二放大電路4的組合來提升該非一致性偏壓功率放大器之功率附加效率。 The sixth amplifier circuit 56 is disposed between the fifth amplifier circuit 55 and the first amplifier circuit 3, and is electrically connected to the fifth amplifier circuit 55 and the first impedance matching circuit 32 of the first amplifier circuit 3, respectively. The sixth amplifying circuit 56 may be any kind of power amplifying circuit, and the combination of the first amplifying circuit 3 and the second amplifying circuit 4 is used to improve the power added efficiency of the non-uniform bias power amplifier.

參閱圖12,為本發明一種非一致性偏壓功率放大器之一第七較佳實施例,該第七較佳實施例與該第五較佳實施例大致相同,相同之處於此不再詳述,不同之處在於該非一致性偏壓功率放大器更包含一第七放大電路57。 Referring to FIG. 12, it is a seventh preferred embodiment of a non-uniform bias power amplifier of the present invention. The seventh preferred embodiment is substantially the same as the fifth preferred embodiment, and the same is not described in detail here. The difference is that the non-uniform bias power amplifier further includes a seventh amplifying circuit 57.

該第七放大電路57設置於該第二放大電路4及該功率輸出端RF_OUT之間,並分別與該第二放大電路4之第二射極端413及該功率輸出端RF_OUT電連接。其中,該第七放大電路57可以是任何一種功率放大電路,再以該第一放大電路3及該第二放大電路4的組合來提升該非一致性偏壓功率放大器之功率附加效率。 The seventh amplifier circuit 57 is disposed between the second amplifier circuit 4 and the power output terminal RF_OUT, and is electrically connected to the second emitter terminal 413 of the second amplifier circuit 4 and the power output terminal RF_OUT, respectively. The seventh amplifying circuit 57 may be any kind of power amplifying circuit, and then the combination of the first amplifying circuit 3 and the second amplifying circuit 4 is used to improve the power added efficiency of the non-uniform bias power amplifier.

值得一提的是,本新型提出了一種高度線性的共射式(common emitter)之非一致性偏壓功率放大器,使用於無線區域網路之傳輸電路,以並行級聯配置成二級、三級、四級,甚至更多級之功率放大器,用以消除第三和第五互調失真,和第三諧波失真由於漏極-源極電流的非線性。 It is worth mentioning that the new model proposes a highly linear common emitter type non-uniform bias power amplifier, which is used in the transmission circuit of the wireless local area network and is configured in parallel cascade into two and three. The power amplifiers of four stages, four stages, and even more are used to eliminate the third and fifth intermodulation distortion, and the third harmonic distortion due to the nonlinearity of the drain-source current.

本新型可用來改善相位失真,及高功率輸出之功率附加效率。在5.15GHz的輸出頻率中,該非一致性偏壓功率放大器進行了正交幅度調製訊號來源並無相位失真。其輸出功率滿足嚴格的線性,-35dB之誤差向量幅度,分別是17.8、17.3及17.6dBm。 The new type can be used to improve the phase distortion and the power added efficiency of high power output. In the output frequency of 5.15GHz, the non-uniform bias power amplifier has quadrature amplitude modulation signal source without phase distortion. Its output power meets strict linearity, and the error vector amplitude of -35dB is 17.8, 17.3, and 17.6dBm, respectively.

由上述說明可知,本新型一種非一致性偏壓功率放大器確實具有下列功效: It can be seen from the above description that the novel non-uniform bias power amplifier does have the following effects:

一、提升功率附加效率:該第一放大電路3之第一電晶體31的偏壓靜態工作電流Q1操作於偏飽和電流方向,該第二放大電路4之第二電晶體41的偏壓靜態工作電流Q2操作於偏截止電流方向,或是B類放大器的電流方向時,該第一電晶體31的偏壓靜態工作電流Q1大於該第二電晶體41的偏壓靜態工作電流Q2「Quiescent Current」,可以進一步提升功率附加效率(Power Added Efficiency)。 1. Increasing power additional efficiency: the bias static operating current Q1 of the first transistor 31 of the first amplifier circuit 3 operates in the direction of bias saturation current, and the bias voltage static operation of the second transistor 41 of the second amplifier circuit 4 When the current Q2 is operated in the bias cut-off current direction or the current direction of the class B amplifier, the bias static operating current Q1 of the first transistor 31 is greater than the bias static operating current Q2 of the second transistor 41. "Current" can further improve the power added efficiency (Power Added Efficiency).

二、可搭配其它放大電路:本發明之非一致性偏壓功率放大器不僅可以單獨使用成為二級的偏壓功率放大器,更可以與其它的放大電路搭配,以組合成三級、四級,或更多級之非一致性偏壓功率放大器,作為無線傳輸電路中之射頻功率放大器。 Second, it can be matched with other amplifier circuits: the non-uniform bias power amplifier of the present invention can be used not only as a second-level bias power amplifier, but also with other amplifier circuits to form a three-level or four-level, or More grades of non-uniform bias power amplifiers are used as radio frequency power amplifiers in wireless transmission circuits.

綜上所述,本新型揭示一種新的放大電路的組合,將無法單獨使用於線性功率放大器的電晶體,搭配組合後形成共射串接式多級功率放大器,不僅可以減少偏壓靜態工作電流「Quiescent Current」,進一步提升功率附加效率,更可以與其它功率放大電路搭配,運用於區域型無線傳輸裝置,故確實可以達成本新型之目的。 In summary, the present invention discloses a new combination of amplifier circuits, which cannot be used alone in the transistors of linear power amplifiers. The combination forms a cascode multi-stage power amplifier, which can not only reduce the bias static operating current "Quiescent Current" further enhances the power added efficiency, and can be used with other power amplifier circuits for regional wireless transmission devices, so it can really achieve the purpose of new cost.

惟以上所述者,僅為本新型之七個較佳實施例而已,當不能以此限定本新型實施之範圍,即大凡依本新型申請專利範圍及新型說明內容所作之簡單的等效變化與修飾,皆仍屬本新型專利涵蓋之範圍內。 However, the above are only the seven preferred embodiments of the new model. When this cannot be used to limit the scope of the implementation of the new model, that is, the simple equivalent changes made by the patent application scope of the new model and the description of the new model Modifications are still covered by this new patent.

RF_IN‧‧‧功率輸入端 RF_IN‧‧‧Power input

RF_OUT‧‧‧功率輸出端 RF_OUT‧‧‧Power output

VB1‧‧‧第一基極電壓 VB1‧‧‧First base voltage

VC1‧‧‧第一集極電壓 VC1‧‧‧First collector voltage

VB2‧‧‧第二基極電壓 VB2‧‧‧Second base voltage

VC2‧‧‧第二集極電壓 VC2‧‧‧Second collector voltage

G‧‧‧接地 G‧‧‧Ground

3‧‧‧第一放大電路 3‧‧‧First amplifier circuit

31‧‧‧第一電晶體 31‧‧‧ First transistor

311‧‧‧第一基極端 311‧‧‧The first base extreme

312‧‧‧第一集極端 312‧‧‧ Episode 1 Extreme

313‧‧‧第一射極端 313‧‧‧The first shot extreme

32‧‧‧第一阻抗匹配電路 32‧‧‧First impedance matching circuit

33‧‧‧第一基極偏壓電路 33‧‧‧First base bias circuit

34‧‧‧第一集極偏壓電路 34‧‧‧The first collector bias circuit

4‧‧‧第二放大電路 4‧‧‧ Second amplifier circuit

41‧‧‧第二電晶體 41‧‧‧Second transistor

411‧‧‧第二基極端 411‧‧‧The second base extreme

412‧‧‧第二集極端 412‧‧‧ Episode 2 Extreme

413‧‧‧第二射極端 413‧‧‧Second shot extreme

42‧‧‧第二阻抗匹配電路 42‧‧‧Second impedance matching circuit

43‧‧‧第二基極偏壓電路 43‧‧‧Second base bias circuit

44‧‧‧第二集極偏壓電路 44‧‧‧Second collector bias circuit

Claims (10)

一種非一致性偏壓功率放大器,適用於設置於一功率輸入端及一功率輸出端之間,並包含:一第一放大電路,與該功率輸入端電連接;及一第二放大電路,設置於該第一放大電路及該功率輸出端之間,並分別與該第一放大電路及該功率輸出端電連接;其中,該第一放大電路中電晶體之偏壓靜態工作電流大於該第二放大電路中電晶體之偏壓靜態工作電流。 A non-uniform bias power amplifier, suitable for setting between a power input terminal and a power output terminal, and comprising: a first amplifier circuit electrically connected to the power input terminal; and a second amplifier circuit, set Between the first amplifying circuit and the power output terminal, and electrically connected to the first amplifying circuit and the power output terminal respectively; wherein, the bias static working current of the transistor in the first amplifying circuit is greater than the second The quiescent operating current of the transistor in the amplifier circuit. 依據申請專利範圍第1項所述非一致性偏壓功率放大器,其中,該第一放大電路包括一由一第一基極端、一第一集極端,及一第一射極端所構成之第一電晶體、一第一阻抗匹配電路、一第一基極偏壓電路,及一第一集極偏壓電路,該第一阻抗匹配電路之一端與該功率輸入端電連接,該第一阻抗匹配電路之另一端與該第一電晶體之第一基極端及該第一基極偏壓電路之一端電連接,該第一基極偏壓電路之另一端與一第一基極電壓電連接,該第一集極偏壓電路之一端與該第一電晶體之第一集極端電連接,該第一集極偏壓電路之另一端與一第一集極電壓電連接,該第一射極端接地。 The non-uniform bias power amplifier according to item 1 of the patent application scope, wherein the first amplifying circuit includes a first composed of a first base terminal, a first collector terminal, and a first emitter terminal A transistor, a first impedance matching circuit, a first base bias circuit, and a first collector bias circuit, one end of the first impedance matching circuit is electrically connected to the power input terminal, the first The other end of the impedance matching circuit is electrically connected to the first base terminal of the first transistor and one end of the first base bias circuit, and the other end of the first base bias circuit is connected to a first base Voltage is electrically connected, one end of the first collector bias circuit is electrically connected to the first collector terminal of the first transistor, and the other end of the first collector bias circuit is electrically connected to a first collector voltage , The first emitter is grounded. 依據申請專利範圍第1項所述非一致性偏壓功率放大器,其中,該第二放大電路包括一由一第二基極端、一第二集極端,及一第二射極端所構成之第二電晶體、一第二阻抗匹配電路、一第二基極偏壓電路,及一第二集極偏壓電路,該第二阻抗匹配電 路之一端與該第一電晶體之第一集極端電連接,該第二阻抗匹配電路之另一端與該第二電晶體之第二基極端及該第二基極偏壓電路之一端電連接,該第二基極偏壓電路之另一端與一第二基極電壓電連接,該第二集極偏壓電路之一端與該第二電晶體之第二集極端及該功率輸出端電連接,該第二集極偏壓電路之另一端與一第二集極電壓電連接,該第二射極端接地。 The non-uniform bias power amplifier according to item 1 of the patent application scope, wherein the second amplifying circuit includes a second base consisting of a second base terminal, a second collector terminal, and a second emitter terminal Transistor, a second impedance matching circuit, a second base bias circuit, and a second collector bias circuit, the second impedance matching circuit One end of the circuit is electrically connected to the first collector terminal of the first transistor, and the other end of the second impedance matching circuit is electrically connected to the second base terminal of the second transistor and one end of the second base bias circuit Connected, the other end of the second base bias circuit is electrically connected to a second base voltage, one end of the second collector bias circuit is connected to the second collector terminal of the second transistor and the power output The terminal is electrically connected, the other end of the second collector bias circuit is electrically connected to a second collector voltage, and the second emitter terminal is grounded. 依據申請專利範圍第1項所述非一致性偏壓功率放大器,更包含一第三放大電路,設置於該第二放大電路及該功率輸出端之間,並分別與該第二放大電路及該功率輸出端電連接。 According to the non-uniform bias power amplifier described in item 1 of the patent application scope, it further includes a third amplifying circuit, which is arranged between the second amplifying circuit and the power output terminal, and is respectively connected to the second amplifying circuit and the The power output is electrically connected. 依據申請專利範圍第4項所述非一致性偏壓功率放大器,更包含一第四放大電路,設置於該第三放大電路及該功率輸出端之間,並分別與該第三放大電路及該功率輸出端電連接。 The non-uniform bias power amplifier according to item 4 of the patent application scope further includes a fourth amplifying circuit, which is disposed between the third amplifying circuit and the power output terminal, and is respectively connected to the third amplifying circuit and the The power output is electrically connected. 依據申請專利範圍第5項所述非一致性偏壓功率放大器,其中,該第三放大電路中電晶體之偏壓靜態工作電流大於該第四放大電路中電晶體之偏壓靜態工作電流。 The non-uniform bias power amplifier according to item 5 of the patent application scope, wherein the bias static operating current of the transistor in the third amplifier circuit is greater than the bias static operating current of the transistor in the fourth amplifier circuit. 依據申請專利範圍第1項所述非一致性偏壓功率放大器,更包含一第五放大電路,設置於該功率輸入端及該第一放大電路之間,並分別與該功率輸入端及該第一放大電路電連接。 The non-uniform bias power amplifier according to item 1 of the patent application scope further includes a fifth amplifying circuit, which is arranged between the power input terminal and the first amplifying circuit, and is respectively connected to the power input terminal and the first An amplifier circuit is electrically connected. 依據申請專利範圍第7項所述非一致性偏壓功率放大器,更包含一第六放大電路,設置於該第五放大電路及該第一放大電路之間,並分別與該第五放大電路及該第一放大電路電連接。 According to the non-uniform bias power amplifier described in item 7 of the patent application scope, it further includes a sixth amplifying circuit, which is arranged between the fifth amplifying circuit and the first amplifying circuit, and is respectively connected to the fifth amplifying circuit and the The first amplifier circuit is electrically connected. 依據申請專利範圍第1項所述非一致性偏壓功率放大器,更包含一第七放大電路,設置於該第二放大電路及該功率輸出端之間,並分別與該第二放大電路及該功率輸出端電連接。 According to the non-uniform bias power amplifier described in item 1 of the patent application scope, it further includes a seventh amplifying circuit, disposed between the second amplifying circuit and the power output terminal, and separately connected to the second amplifying circuit and the The power output is electrically connected. 依據申請專利範圍第1項所述非一致性偏壓功率放大器,其中,該第一放大電路之偏壓靜態工作電流介於1%~95%飽和電流,該第二放大電路之偏壓靜態工作電流介於0%~15%飽和電流。 According to the non-uniform bias power amplifier described in item 1 of the patent application range, wherein the first quiescent circuit has a quiescent bias operating current between 1% and 95% saturation current, and the second amp circuit has a bias static operation The current is between 0% and 15% saturation current.
TW108209031U 2019-07-10 2019-07-10 Inconsistency bias power amplifier TWM593695U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW108209031U TWM593695U (en) 2019-07-10 2019-07-10 Inconsistency bias power amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW108209031U TWM593695U (en) 2019-07-10 2019-07-10 Inconsistency bias power amplifier

Publications (1)

Publication Number Publication Date
TWM593695U true TWM593695U (en) 2020-04-11

Family

ID=71133540

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108209031U TWM593695U (en) 2019-07-10 2019-07-10 Inconsistency bias power amplifier

Country Status (1)

Country Link
TW (1) TWM593695U (en)

Similar Documents

Publication Publication Date Title
CN106452377B (en) A kind of radio-frequency power amplifier of adaptive equalization
WO2016155614A1 (en) Cascode radio frequency power amplifier having improved efficiency
CN106571780B (en) A kind of adaptive-biased radio-frequency power amplifier
Koo et al. Integrated bias circuits of RF CMOS cascode power amplifier for linearity enhancement
CN101373953B (en) Power amplifier
CN102130658B (en) Feedback biasing for cascode amplifiers
CN101919158B (en) Average power efficiency enhancement and linearity improvement of microwave power amplifiers
WO2017107949A1 (en) Method for improving linearity of radio frequency power amplifier, compensation circuit and communication terminal
CN114679140B (en) High linearity radio frequency power amplifier
KR101751071B1 (en) Power amplifier
CN102195569A (en) Systems and methods for positive and negative feedback of cascode transistors for a power amplifier
Park et al. CMOS linear power amplifier with envelope tracking operation
US20140354363A1 (en) Power amplifier
KR20140141106A (en) Power amplifier
TWM593695U (en) Inconsistency bias power amplifier
CN106559050B (en) A kind of differential amplifier circuit of self-adapting load
CN116073774A (en) GaN HEMT-based high-linearity microwave power amplifier
KR101793237B1 (en) Linear HBT based power amplifier using parallel-combined transistors with IMD3 cancellation
CN104539247A (en) Wideband amplifier circuit of Darlington structure
Chen et al. A K-band power amplifier with parasitic diode linearizer in 0.18-μm CMOS process using 1.8-V supply voltage
TW201933763A (en) A leap-frog bias power amplifier
Kim et al. High linear HBT MMIC power amplifier with partial RF coupling to bias circuit for W-CDMA portable application
Xiong et al. A 2.4 GHz CMOS Doherty power amplifier with capacitance compensation technique
CN110138347A (en) Leap-frogging biased power amplifier
CN111262534A (en) Self-adaptive bias circuit for power amplifier chip