TWI765786B - Method of increasing accuracy of signal acquisition in chip testing equipment - Google Patents
Method of increasing accuracy of signal acquisition in chip testing equipment Download PDFInfo
- Publication number
- TWI765786B TWI765786B TW110127216A TW110127216A TWI765786B TW I765786 B TWI765786 B TW I765786B TW 110127216 A TW110127216 A TW 110127216A TW 110127216 A TW110127216 A TW 110127216A TW I765786 B TWI765786 B TW I765786B
- Authority
- TW
- Taiwan
- Prior art keywords
- signal
- change
- point
- points
- ideal
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/02—Reliability analysis or reliability optimisation; Failure analysis, e.g. worst case scenario performance, failure mode and effects analysis [FMEA]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
本發明涉及晶片測試機技術領域,具體地說是一種晶片測試機內提高抓取訊號精度的方法。 The invention relates to the technical field of chip testing machines, in particular to a method for improving the precision of grasping signals in a chip testing machine.
由於晶片測試機各通道路徑不同,會導致訊號到達通道末端的時間不同,因此對傳輸較慢的訊號需要補償,保證訊號到達通道末端的時間保持一致。該補償需要精準抓到訊號變化的位置,但是因為訊號的不確定性,導致訊號每次抓取都會有偏差。如圖1所示,在訊號上升或者下降變化時刻,理想訊號為一條直線。而實際訊號,如圖2所示,實際應用中,訊號每次變化都會有偏差,這在需要重複性高度一致的情況下就會引起精確度的問題。晶片測試機內訊號每次變化都會有偏差主要有兩個原因,一是受到晶片測試機的可程式化邏輯陣列(FPGA)內部以及傳輸線路上的器件精度的限制,使得訊號的發生實際上是在一個範圍內抖動,此種因素是電路特性,很難去消除。二是由於晶片測試機產生訊號的最小單位是固定值100皮秒(ps),其產生訊號的時間是不連續的。例如理想情況下可以產生10奈秒(ns)、10.1ns、10.2ns是100ps倍數的上升或下降沿,而不能產生10.05ns、10.15ns、10.25ns這樣的上升或下降沿。並且由於硬體的精度限制,100ps本身也是一個變數。晶片測試機系統時脈為 2ns,訊號在2ns的週期內需要走20個步長,這20個步長由於最小單位的不確定性導致訊號的每一步都不一樣。 Due to the different paths of each channel of the chip tester, the time for the signal to reach the end of the channel will be different. Therefore, it is necessary to compensate for the slower transmission signal to ensure that the time of the signal reaching the end of the channel is consistent. The compensation needs to accurately capture the position of the signal change, but because of the uncertainty of the signal, the signal will be deviated every time it is captured. As shown in Figure 1, when the signal rises or falls, the ideal signal is a straight line. As for the actual signal, as shown in Figure 2, in practical applications, each time the signal changes, there will be deviations, which will cause accuracy problems when the repeatability is highly consistent. There are two main reasons for the deviation of the signal in the chip tester every time it changes. One is due to the limitation of the accuracy of the devices inside the programmable logic array (FPGA) of the chip tester and on the transmission line, so that the signal actually occurs in the Jitter within a range, this factor is circuit characteristics, it is difficult to eliminate. Second, since the minimum unit of the signal generated by the chip tester is a fixed value of 100 picoseconds (ps), the time for generating the signal is discontinuous. For example, ideally, 10 nanoseconds (ns), 10.1 ns, and 10.2 ns can generate rising or falling edges that are multiples of 100 ps, but cannot generate rising or falling edges such as 10.05 ns, 10.15 ns, and 10.25 ns. And due to the precision limitations of the hardware, 100ps itself is also a variable. The chip tester system clock is 2ns, the signal needs to take 20 steps in the 2ns period, these 20 steps are different for each step of the signal due to the uncertainty of the smallest unit.
目前傳統方法是一般是通過平均取值,而平均取值忽略了各訊號的分佈,這樣得出的訊號並不是最優,抓取訊號變化的位置精度較低。 At present, the traditional method is generally to obtain the average value, and the average value ignores the distribution of each signal, so the obtained signal is not optimal, and the position accuracy of the captured signal change is low.
抓取訊號時,如果以任意一次測量結果作為訊號的實際訊號來處理,必然會引起偏差。因為這只是一次測量結果,如果在其他的位置、時間去測量就會是另外一個結果。如果在不做優化的情況下以隨機任意一次抓取訊號的來處理補償,當去變換不同的測試點重複檢驗的時候,時沿放置精度(edge placement accuracy,下稱EPA)只能在+/-300Ps,而簡單平均處理,EPA也只能達到+/-200ps,訊號穩定性較差。 When capturing a signal, if any measurement result is treated as the actual signal of the signal, it will inevitably cause deviation. Because this is only one measurement result, if it is measured at another location and time, it will be another result. If the compensation is processed by randomly grabbing the signal at any time without optimization, when repeating the inspection by changing different test points, the edge placement accuracy (hereinafter referred to as EPA) can only be within +/ -300Ps, and simple average processing, EPA can only reach +/-200ps, the signal stability is poor.
因此,設計一種晶片測試機內提高抓取訊號精度的方法,取一個時間週期內所有點,並對所有點進行多點、多次掃描獲取數個真實點的位置,再對若干個真實點取平均以覆蓋一個週期內訊號在各個位置變化的情況,充分考慮訊號的分佈,獲取訊號變化的精準位置進行補償,從而提高訊號抓取精度。 Therefore, a method for improving the accuracy of the grasping signal in the chip tester is designed. All points in a time period are taken, and the positions of several real points are obtained by multi-point and multi-scanning of all points, and then several real points are taken. The average is to cover the change of the signal at each position in a cycle, fully consider the distribution of the signal, and obtain the precise position of the signal change for compensation, thereby improving the signal capture accuracy.
本發明為克服現有技術的不足,提供一種晶片測試機內提高抓取訊號精度的方法,取一個時間週期內所有點,並對所有點進行多點、多次掃描獲取數個真實點的位置,再對數個真實點取平均以覆蓋一個週期內訊號在各個位置變化的情況,充分考慮訊號的分佈,獲取訊號變化的精準位置進行補償,從而提高訊號抓取精度。 In order to overcome the deficiencies of the prior art, the present invention provides a method for improving the precision of the grasping signal in a chip testing machine. All points are taken in a time period, and the positions of several real points are obtained by performing multi-point and multi-scan scanning on all points. Then take the average of several real points to cover the change of the signal at each position in a cycle, fully consider the distribution of the signal, and obtain the precise position of the signal change for compensation, thereby improving the signal capture accuracy.
為實現上述目的,設計一種晶片測試機內提高抓取訊號精度的方法,包括:S1,以100皮秒(ps)為時間間隔取21個點作為訊號變化的21個理想變化點(例如,標示為Pn);S2,以該21個理想變化點中的第一理想變化點(例如,標示為P1)為中心,前後時間內以100ps的時間間隔各取5個時間點作為樣本點,對每個樣本點及第一理想變化點P1分別進行檢測掃描,並記錄每檢測掃描結果,檢測到訊號變化記錄為第一值(例如,標示為P),未檢測到訊號變化記錄為第二值(例如,標示為F);S3,對每個樣本點及第一理想變化點P1多次重複步驟S2的檢測掃描,並記錄該多次檢測掃描的多個檢測掃描結果;S4,根據該些檢測掃描結果建立統計資料模型,統計資料模型的縱列按照該每個樣本點及第一理想變化點P1的時間順序進行排序,橫列按照掃描發現訊號變化的先後順序進行排序;S5,根據統計資料模型中訊號變化的位置,得到該理想變化點P1訊號變化的第一真實變化點(例如,標示為V1);S6,重複步驟S2-S5,獲取該21個理想變化點Pn的真實變化點(例如,標示為Vn);S7,根據該21個理想變化點Pn與該21個真實變化點Vn計算訊號的整體偏差時間(例如,標示為△t);S8,將整體偏差時間△t補償在晶片測試機的訊號輸入端; 所述的步驟S5中得出訊號變化的該第一真實變化點V1的方法具體如下:若多次檢測掃描中,訊號變化點的位置一致,則取該點為訊號變化的該第一真實變化點V1;若多次檢測掃描中,訊號變化點出現在多個位置,則取出現次數最多的點為訊號變化的該第一真實變化點V1。 In order to achieve the above purpose, a method for improving the grasping signal accuracy in a chip tester is designed, including: S1, taking 21 points at 100 picosecond (ps) intervals as the 21 ideal change points of the signal change (for example, marking is P n ); S2, taking the first ideal change point (for example, marked as P 1 ) in the 21 ideal change points as the center, and taking 5 time points as the sample points at the time interval of 100ps in the time before and after, Each sample point and the first ideal change point P1 are respectively detected and scanned, and the results of each detection scan are recorded. The detected signal change is recorded as the first value (for example, marked as P), and the undetected signal change is recorded as the first value. Binary value (for example, marked as F); S3, repeat the detection scan of step S2 for each sample point and the first ideal change point P1 multiple times, and record the multiple detection scan results of the multiple detection scans; S4, A statistical data model is established according to the detection scan results, the column of the statistical data model is sorted according to the time sequence of each sample point and the first ideal change point P1, and the horizontal column is sorted according to the sequence of the changes of the detected signals; S5, according to the position of the signal change in the statistical data model, obtain the first real change point of the signal change of the ideal change point P 1 (for example, marked as V 1 ); S6, repeat steps S2-S5 to obtain the 21 ideal changes The actual change point of the point P n (for example, marked as V n ); S7, according to the 21 ideal change points P n and the 21 real change points V n , calculate the overall deviation time of the signal (for example, marked as Δt) ; S8, the overall deviation time Δt is compensated at the signal input end of the chip tester; The method for obtaining the first real change point V 1 of the signal change in the described step S5 is as follows: if multiple detection scans, If the positions of the signal change points are the same, take this point as the first real change point V 1 of the signal change; if the signal change points appear in multiple positions in multiple detection scans, the point with the most occurrences is taken as the signal change The first real change point V 1 of .
所述的步驟S3中重複檢測掃描次數為99次。 In the step S3, the number of repeated detection scans is 99 times.
所述的步驟S7中的整體偏差時間△t的計算公式為△t=,其中△t為該整體偏差時間,Pn為該21個理想變化點,且Vn為該21個真實變化點。 The calculation formula of the overall deviation time Δt in the step S7 is Δt= , where Δt is the overall deviation time, P n is the 21 ideal change points, and V n is the 21 real change points.
本發明同現有技術相比,取一個時間週期內所有點,並對所有點進行多點、多次掃描獲取數個真實點的位置,再對若數個真實點取平均以覆蓋一個週期內訊號在各個位置變化的情況,充分考慮訊號的分佈,獲取訊號變化的精準位置進行補償,從而提高訊號抓取精度。 Compared with the prior art, the present invention takes all points in a time period, performs multi-point and multi-scanning on all points to obtain the positions of several real points, and then averages the several real points to cover the signal in one period In the case of changes in various positions, the distribution of the signal is fully considered, and the precise position of the signal change is obtained to compensate, thereby improving the signal capture accuracy.
300:統計資料模型 300: Statistical Modeling
P:第一值 P: first value
F:第二值 F: second value
〔圖1〕為晶片測試機內理想訊號變化時的示意圖; 〔圖2〕為晶片測試機內實際訊號變化時的示意圖; 〔圖3〕為本發明實施例一步驟S4得到的統計資料模型;以及 〔圖4〕為本發明實施例一步驟S6與一步驟S7得到的理想變化點、真實變化點以及其差值之示意圖。 [Figure 1] is a schematic diagram of the ideal signal change in the chip tester; [Fig. 2] is a schematic diagram of the actual signal change in the chip tester; [Fig. 3] is the statistical data model obtained in step S4 in the first embodiment of the present invention; and [ FIG. 4 ] is a schematic diagram of the ideal change point, the real change point and the difference thereof obtained in step S6 and step S7 according to the embodiment of the present invention.
實施例一: Example 1:
本實施例是一種晶片測試機內提高抓取訊號精度的方法,具體包括如下步驟: The present embodiment is a method for improving the precision of a grasping signal in a chip testing machine, which specifically includes the following steps:
S1,以100皮秒(ps)為時間間隔取21個點作為訊號變化的理想變化點Pn,分別為P1=10ns、P2=10.1ns、P3=10.2ns、P4=10.3ns、P5=10.4ns、P6=10.5ns、P7=10.6ns、P8=10.7ns、P9=10.8ns、P10=10.9ns、P11=11ns、P12=11.1ns、P13=11.2ns、P14=11.3ns、P15=11.4ns、P16=11.5ns、P17=11.6ns、P18=11.7ns、P19=11.8ns、P20=11.9ns、P21=12ns; S1, take 21 points at 100 picosecond (ps) intervals as the ideal change points P n for signal change, respectively P 1 =10ns, P 2 =10.1ns, P 3 =10.2ns, P 4 =10.3ns , P5 = 10.4ns , P6= 10.5ns , P7= 10.6ns , P8 = 10.7ns , P9= 10.8ns , P10=10.9ns, P11=11ns, P12 = 11.1ns , P13 =11.2ns, P14= 11.3ns , P15= 11.4ns , P16= 11.5ns , P17= 11.6ns , P18 = 11.7ns , P19= 11.8ns , P20= 11.9ns , P21=12ns ;
S2,以理想變化點P1(10ns)為中心,前後時間內以100ps的時間間隔各取5個時間點作為樣本點,分別為9.5ns、9.6ns、9.7ns、9.8ns、9.9ns、10.1ns、10.2ns、10.3ns、10.4ns、10.5ns,分別對每個樣本點、及理想變化點P1(10ns)分別進行檢測掃描,並記錄檢測掃描結果,檢測到訊號變化記錄為第一值(例如,標示為P),未檢測到訊號變化記錄為第二值(例如,標示為F); S2, with the ideal change point P 1 (10ns) as the center, 5 time points are taken as the sample points at the time interval of 100ps before and after the time, respectively 9.5ns, 9.6ns, 9.7ns, 9.8ns, 9.9ns, 10.1 ns, 10.2ns, 10.3ns, 10.4ns, 10.5ns, respectively perform detection scans on each sample point and the ideal change point P 1 (10ns), and record the detection scan results, and the detected signal changes are recorded as the first value (eg, marked as P), no signal change detected is recorded as the second value (eg, marked as F);
S3,對理想變化點P1及10個樣本點進行99次檢測掃描,每次檢測掃描得到11個掃描結果; S3, perform 99 detection scans on the ideal change point P 1 and 10 sample points, and obtain 11 scan results for each detection scan;
S4,根據掃描結果建立統計資料模型,統計資料模型的縱列按照理想變化點P1及10個樣本點的時間順序進行排序,橫列按照掃描發現訊號變化的先後順序進行排序,得到的統計資料模型300如圖3所示。
S4, a statistical data model is established according to the scanning results, the columns of the statistical data model are sorted according to the ideal change point P 1 and the time sequence of the 10 sample points, and the horizontal columns are sorted according to the sequence of signal changes found in the scanning, and the obtained
S5,在得到的統計資料模型中,可以看出訊號在某點發生了變化。從圖3中可以看出,訊號變化點出現在多個位置,則取出現次數最多的點,10.1ns為訊號變化的真實變化點V1。 S5, in the obtained statistical data model, it can be seen that the signal has changed at a certain point. As can be seen from Figure 3, the signal change points appear in multiple positions, the point with the most occurrences is selected, and 10.1ns is the real change point V 1 of the signal change.
S6,重複步驟S2-S5,獲取21個理想變化點Pn分別對應的真實變化點Vn,分別為V2=9.9、V3=10、V4=9.7、V5=10.2、V6=10.3、V7=10.4、V8=10.4、V9=10.5、V10=10.6、V11=10.7、V12=10.8、V13=10.9、V14=11、V15=11.2、V16=11.3、V17=11.4、V18=11.5、V19=11.5、V20=11.6、V21=11.7,如圖4所示。 S6, repeating steps S2-S5 to obtain the real change points Vn corresponding to the 21 ideal change points Pn , respectively, V 2 =9.9, V 3 =10, V 4 =9.7, V 5 =10.2, V 6 = 10.3, V7=10.4, V8=10.4, V9= 10.5 , V10 =10.6, V11 =10.7, V12 = 10.8 , V13 =10.9, V14 = 11 , V15 =11.2, V16 = 11.3, V 17 =11.4, V 18 =11.5, V 19 =11.5, V 20 =11.6, V 21 =11.7, as shown in Figure 4.
S7,根據理想變化點Pn與真實變化點Vn計算訊號的整體偏差時間△t,; S7, calculate the overall deviation time Δt of the signal according to the ideal change point P n and the real change point V n , ;
S8,將整體偏差時間△t補償在晶片測試機的訊號輸入端。 S8: Compensate the overall deviation time Δt at the signal input end of the chip tester.
步驟S1中,晶片測試機訊號實現的最小單位是100ps,而訊號以2ns為週期,因此取21點可以覆蓋整個週期內訊號出現的位置。本實施例選取10-12ns之間的21個點,覆蓋一個訊號週期內訊號出現的所有位置。 In step S1, the minimum unit of the chip tester signal realization is 100ps, and the signal has a cycle of 2ns, so taking 21 points can cover the position where the signal appears in the whole cycle. In this embodiment, 21 points between 10-12ns are selected to cover all the positions where the signal appears in one signal period.
步驟S2中,左右各取5點的原因是10*100ps=1ns,完全覆蓋了當前訊號可能變化的範圍。本步驟中利用晶片測試機內通道的比較單元分別檢測11個時間點內訊號是否升高。 In step S2, the reason for taking 5 points on the left and right sides is that 10*100ps=1ns, which completely covers the possible variation range of the current signal. In this step, the comparison unit of the channel in the chip tester is used to detect whether the signal increases in 11 time points respectively.
步驟S4中,統計資料模型的縱列按照掃描發現訊號變化的先後順序進行排序,而不是按照檢測掃描的時間順序進行排序。例如圖3中,第一次檢測掃描發現電平變化位置在10.1ns,而第二次檢測掃描發現電平變化位置在9.9ns,那麼在統計資料模型上中,第二次檢測掃描的結果要排列在第一次檢測掃描的前一行,便於建立統計資料模型。 In step S4 , the columns of the statistical data models are sorted according to the sequence of changes in the detected signals, rather than the chronological sequence of the detection scans. For example, in Figure 3, the first detection scan found that the level change position was 10.1ns, and the second detection scan found that the level change position was 9.9ns, then in the statistical data model, the result of the second detection scan should be Arranged in the previous row of the first inspection scan for easy modeling of statistical data.
步驟S5中,若多次檢測掃描中,訊號變化點的位置一致,則取該點為訊號變化的真實變化點Vn。 In step S5, if the position of the signal change point is the same in the multiple detection scans, this point is taken as the actual change point V n of the signal change.
步驟S6中,在實際應用過程中,訊號可能會出現在一個週期內任意一個時間步長的位置,並且出現在任意一個時間步長的概率相等。因此,為了滿足21個步長位置偏差最小的要求,對各點的時間偏差去平均值,作為該通道內時間訊號偏差的補償值。 In step S6, in the actual application process, the signal may appear at any time step position in a cycle, and the probability of appearing at any time step is equal. Therefore, in order to meet the requirement of the minimum position deviation of 21 steps, the time deviation of each point is averaged as the compensation value of the time signal deviation in the channel.
步驟S8補償整體偏差時間△t後,對晶片測試機該通道的時沿放置精度(EPA)進行測試,測得EPA為+/-120ps,與傳統方法的簡單平均處理相比,提高了訊號抓取精度。 After compensating the overall deviation time Δt in step S8, the timing edge placement accuracy (EPA) of the channel of the chip tester is tested, and the measured EPA is +/-120ps. Compared with the simple average processing of the traditional method, the signal capture is improved. Take precision.
本發明取一個時間週期內所有點,並對所有點進行多點、多次掃描獲取數個真實點的位置,再對數個真實點取平均以覆蓋一個週期內訊號在各個位置變化的情況,充分考慮訊號的分佈,獲取訊號變化的精準位置進行補償,進而提高訊號抓取精度。 The present invention takes all points in a time period, performs multi-point and multi-scanning on all points to obtain the positions of several real points, and then averages the several real points to cover the situation that the signal changes at each position in a period, fully Considering the distribution of the signal, the precise position of the signal change is obtained to compensate, thereby improving the signal capture accuracy.
300:統計資料模型 300: Statistical Modeling
P:第一值 P: first value
F:第二值 F: second value
Claims (3)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110345508.5A CN113158441A (en) | 2021-03-31 | 2021-03-31 | Method for improving signal grabbing precision in chip tester |
CN202110345508.5 | 2021-03-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI765786B true TWI765786B (en) | 2022-05-21 |
TW202240185A TW202240185A (en) | 2022-10-16 |
Family
ID=76885702
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110127216A TWI765786B (en) | 2021-03-31 | 2021-07-23 | Method of increasing accuracy of signal acquisition in chip testing equipment |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN113158441A (en) |
TW (1) | TWI765786B (en) |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201120466A (en) * | 2009-07-30 | 2011-06-16 | Ibm | Detecting chip alterations with light emission |
US20110209227A1 (en) * | 2001-04-23 | 2011-08-25 | Jeremy Kirk Nicholson | Methods for the diagnosis and treatment of bone disorders |
TW201432271A (en) * | 2012-12-28 | 2014-08-16 | Illinois Tool Works | In-tool ESD events monitoring method and apparatus |
TW201504637A (en) * | 2013-07-23 | 2015-02-01 | Iner Aec Executive Yuan | Method for evaluating cable aging and deterioration by using slice sampling |
US20150160274A1 (en) * | 2013-12-06 | 2015-06-11 | Fujitsu Limited | Method and apparatus for power estimation |
US20160116548A1 (en) * | 2014-10-24 | 2016-04-28 | Qnovo Inc. | Circuitry and techniques for determining swelling of a battery/cell and adaptive charging circuitry and techniques based thereon |
US20180138704A1 (en) * | 2013-03-15 | 2018-05-17 | Dominion Energy, Inc. | Electric power system control with measurement of energy demand and energy efficiency using t-distributions |
TW201841275A (en) * | 2016-12-16 | 2018-11-16 | 美商特索羅科學有限公司 | Light emitting diode (led) test apparatus and method of manufacture |
TW201925812A (en) * | 2017-11-23 | 2019-07-01 | 以色列商普騰泰克斯有限公司 | Integrated circuit pad failure detection |
TW202109034A (en) * | 2019-07-12 | 2021-03-01 | 美商矽睿科技股份有限公司 | Methods and systems for manufacturing printed circuit board based on x-ray inspection, computer-readable non-transitory storage media and printed circuit board |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101883411A (en) * | 2010-05-27 | 2010-11-10 | 复旦大学 | Rapid frequency scanning method and device for initial cell search |
CN103188765A (en) * | 2011-12-29 | 2013-07-03 | 同济大学 | Frequency scanning method used for TD-LTE system |
CN103353922B (en) * | 2013-06-21 | 2016-09-21 | 中国科学院紫金山天文台 | A kind of OTF observes scan method |
CN103399674B (en) * | 2013-08-01 | 2016-05-18 | 广东威创视讯科技股份有限公司 | A kind of multipoint touch detection method and device |
CN105954796B (en) * | 2016-06-17 | 2018-02-02 | 中国石油天然气集团公司 | A kind of method and apparatus for the hypocentral location for determining microseism |
CN106846247B (en) * | 2016-12-29 | 2020-04-14 | 郑州星途信息科技有限公司 | Multi-scale display method of spatial environment data, model establishing method and device |
CN112305406B (en) * | 2020-10-14 | 2024-03-15 | 上海华虹宏力半导体制造有限公司 | Chip tiny analog signal testing method and testing device |
-
2021
- 2021-03-31 CN CN202110345508.5A patent/CN113158441A/en active Pending
- 2021-07-23 TW TW110127216A patent/TWI765786B/en active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110209227A1 (en) * | 2001-04-23 | 2011-08-25 | Jeremy Kirk Nicholson | Methods for the diagnosis and treatment of bone disorders |
TW201120466A (en) * | 2009-07-30 | 2011-06-16 | Ibm | Detecting chip alterations with light emission |
TW201432271A (en) * | 2012-12-28 | 2014-08-16 | Illinois Tool Works | In-tool ESD events monitoring method and apparatus |
US20180138704A1 (en) * | 2013-03-15 | 2018-05-17 | Dominion Energy, Inc. | Electric power system control with measurement of energy demand and energy efficiency using t-distributions |
TW201504637A (en) * | 2013-07-23 | 2015-02-01 | Iner Aec Executive Yuan | Method for evaluating cable aging and deterioration by using slice sampling |
US20150160274A1 (en) * | 2013-12-06 | 2015-06-11 | Fujitsu Limited | Method and apparatus for power estimation |
US20160116548A1 (en) * | 2014-10-24 | 2016-04-28 | Qnovo Inc. | Circuitry and techniques for determining swelling of a battery/cell and adaptive charging circuitry and techniques based thereon |
TW201841275A (en) * | 2016-12-16 | 2018-11-16 | 美商特索羅科學有限公司 | Light emitting diode (led) test apparatus and method of manufacture |
TW201925812A (en) * | 2017-11-23 | 2019-07-01 | 以色列商普騰泰克斯有限公司 | Integrated circuit pad failure detection |
TW202109034A (en) * | 2019-07-12 | 2021-03-01 | 美商矽睿科技股份有限公司 | Methods and systems for manufacturing printed circuit board based on x-ray inspection, computer-readable non-transitory storage media and printed circuit board |
Also Published As
Publication number | Publication date |
---|---|
CN113158441A (en) | 2021-07-23 |
TW202240185A (en) | 2022-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101085564B1 (en) | Test instrument and test method | |
CN105572499B (en) | A kind of eye pattern generation method based on vector network analyzer | |
EP1854237A2 (en) | Measuring components of jitter | |
JP2016529840A (en) | Offset calibration and adaptive channel data sample positioning | |
CN101410720A (en) | Method and apparatus for determining jitter and pulse width from clock signal comparisons | |
US20050222789A1 (en) | Automatic test system | |
CN110210067B (en) | Method and device for determining threshold straight line based on measurement track | |
TWI765786B (en) | Method of increasing accuracy of signal acquisition in chip testing equipment | |
TWI451108B (en) | Device and method for performing timing analysis | |
CN106153709A (en) | Time interval measurement | |
CN110827339A (en) | Method for extracting target point cloud | |
CN108900834A (en) | A kind of high speed camera time for exposure and lose frame measuring device and method | |
CN107315170B (en) | Pulse sequence signal correlation analysis and display system and method | |
US11624781B2 (en) | Noise-compensated jitter measurement instrument and methods | |
Nishimura et al. | A correlation-based timing calibration and diagnostic technique for fast digitizing ASICs | |
CN114697014B (en) | Delay scanning method and system for phase-encoded QKD system | |
Huang et al. | Novel sifting-based solution for multiple-converter synchronization of ultra-fast TIADC systems | |
CN103575985A (en) | System for improving probability of transient event detection | |
Padmanabhan et al. | Depth precision in dToF sensors for AR applications | |
US20040122601A1 (en) | Processing tester information by trellising in integrated circuit technology development | |
CN113138318B (en) | Phase jitter test method and system | |
Attivissimo et al. | Measuring time base distortion in analog-memory sampling digitizers | |
Zhang et al. | Research on the anomaly detection technology of digital three-dimensional oscilloscope | |
CN101359014A (en) | Built-in dithering measuring circuit | |
CN113985959A (en) | Method and device for correcting time difference between switched capacitor array chips and storage medium |