TWI727773B - Composite substrate and manufacturing method thereof - Google Patents
Composite substrate and manufacturing method thereof Download PDFInfo
- Publication number
- TWI727773B TWI727773B TW109114385A TW109114385A TWI727773B TW I727773 B TWI727773 B TW I727773B TW 109114385 A TW109114385 A TW 109114385A TW 109114385 A TW109114385 A TW 109114385A TW I727773 B TWI727773 B TW I727773B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- sub
- nitride
- substrate
- gallium
- Prior art date
Links
Images
Abstract
Description
本發明有關於一種複合基板,特別有關於用於成長三五(III-V)族材料的複合基板及其製造方法。 The present invention relates to a composite substrate, and particularly relates to a composite substrate used for growing three-five (III-V) materials and a manufacturing method thereof.
近年來,5G的應用處於蓬勃發展的階段。目前在5G晶片的製造中,最受矚目的材料之一為氮化鎵材料,其材料特性具有高頻率、高帶寬、高效率以及低損耗特性。目前氮化鎵材料射頻元件主要分為兩個技術路線,其一係為在半絕緣碳化矽基板上成長氮化鎵,另一分支在矽基板上成長氮化鎵。相較於在半絕緣碳化矽上成長氮化鎵,在矽基板上成長氮化鎵較有成本上的優勢,並且可以相容於目前的晶圓代工廠之產線。 In recent years, the application of 5G is in a stage of vigorous development. At present, in the manufacture of 5G wafers, one of the most noticed materials is gallium nitride, which has high frequency, high bandwidth, high efficiency and low loss characteristics. Currently, GaN-based radio frequency components are mainly divided into two technical routes. One is to grow gallium nitride on a semi-insulating silicon carbide substrate, and the other branch is to grow gallium nitride on a silicon substrate. Compared with growing gallium nitride on semi-insulating silicon carbide, growing gallium nitride on a silicon substrate has a cost advantage and is compatible with the current production lines of foundries.
一般而言,在矽基板上成長氮化鎵時,例如,成長含氮化鎵的高電子移動率晶體電晶體(High electron mobility transistor;HEMT),因為鎵會與矽基板反應而消耗矽原子,導致鎵對矽基板產生類似蝕刻的效果。為了克服這個現象,在成長氮化鎵之前,先在矽基板上成 長氮化鋁,以避免在矽基板上直接成長氮化鎵。但在形成氮化鋁的製程中,製程的高溫會趨使某些離子產生擴散效應,例如,鋁離子與鎵離子,這些離子可能擴散至矽基板中,導致矽基板的阻值下降,使得元件之射頻的效率發生損耗。 Generally speaking, when growing gallium nitride on a silicon substrate, for example, growing a high electron mobility transistor (HEMT) containing gallium nitride, because gallium reacts with the silicon substrate and consumes silicon atoms. As a result, gallium has an etching-like effect on the silicon substrate. In order to overcome this phenomenon, before the growth of gallium nitride, the first step is to grow on a silicon substrate. Long aluminum nitride to avoid direct growth of gallium nitride on the silicon substrate. However, in the process of forming aluminum nitride, the high temperature of the process tends to cause diffusion effects of certain ions, such as aluminum ions and gallium ions. These ions may diffuse into the silicon substrate, resulting in a decrease in the resistance of the silicon substrate, making the device The efficiency of the radio frequency is lost.
因此,目前需要一種嶄新的複合基板及製造複合基板的方法。 Therefore, there is a need for a new composite substrate and a method for manufacturing the composite substrate.
在本發明內容的各種實施例中,一種用於成長III-V族材料的複合基板,複合基板包含基板、成核層及阻障層。成核層設置於基板上,成核層包含鋁離子或鎵離子。阻障層設置於基板與成核層之間,阻障層具有鋁離子或鎵離子的擴散阻障性。 In various embodiments of the present invention, a composite substrate for growing III-V materials, the composite substrate includes a substrate, a nucleation layer, and a barrier layer. The nucleation layer is arranged on the substrate, and the nucleation layer contains aluminum ions or gallium ions. The barrier layer is arranged between the substrate and the nucleation layer, and the barrier layer has diffusion barrier properties of aluminum ions or gallium ions.
在本發明內容的多個實施例中,基板包含半絕緣碳化矽基板、半絕緣氧化鎵基板、絕緣層上覆矽基板、p型矽基板、n型矽基板或氮化硼基板。 In various embodiments of the present invention, the substrate includes a semi-insulating silicon carbide substrate, a semi-insulating gallium oxide substrate, a silicon-on-insulating substrate, a p-type silicon substrate, an n-type silicon substrate, or a boron nitride substrate.
在本發明內容的多個實施例中,阻障層包含由氧化矽、氧化鋁、氧化鎵、氮化鈦或氮化硼所製成的單層,單層具有厚度為0.1Å至1000Å。 In various embodiments of the present invention, the barrier layer includes a single layer made of silicon oxide, aluminum oxide, gallium oxide, titanium nitride, or boron nitride, and the single layer has a thickness of 0.1 Å to 1000 Å.
在本發明內容的多個實施例中,阻障層包含第一子層及第二子層,第二子層位於第一子層上,其中第一子層包含由氧化矽、氧化鋁或氧化鎵所製成的單層;以及第二子層包含由氮化矽、氮化鈦或氮化硼所製成的單層。 In many embodiments of the present invention, the barrier layer includes a first sublayer and a second sublayer, the second sublayer is located on the first sublayer, and the first sublayer includes silicon oxide, aluminum oxide, or oxide. A single layer made of gallium; and the second sub-layer includes a single layer made of silicon nitride, titanium nitride, or boron nitride.
在本發明內容的多個實施例中,其中第一子層具有厚度在為1Å至100Å的範圍內;以及第二子層具有厚度在為1Å至100Å的範圍內。 In various embodiments of the present invention, the first sub-layer has a thickness in the range of 1 Å to 100 Å; and the second sub-layer has a thickness in the range of 1 Å to 100 Å.
在本發明內容的多個實施例中,阻障層包含第一子層、第二子層及第三子層,第二子層位於第一子層上,且第三子層位於第二子層上,其中第一子層包含由氧化矽、氧化鋁或氧化鎵所製成的單層;第二子層包含由氧化矽、氧化鋁、氧化鎵、氮化矽、氮化鈦或氮化硼所製成的單層;以及第三子層包含由氮化矽、氮化鈦或氮化硼所製成的單層。 In many embodiments of the present invention, the barrier layer includes a first sublayer, a second sublayer, and a third sublayer, the second sublayer is located on the first sublayer, and the third sublayer is located on the second sublayer. The first sub-layer contains a single layer made of silicon oxide, aluminum oxide or gallium oxide; the second sub-layer contains a single layer made of silicon oxide, aluminum oxide, gallium oxide, silicon nitride, titanium nitride or nitride. A single layer made of boron; and the third sub-layer includes a single layer made of silicon nitride, titanium nitride, or boron nitride.
在本發明內容的多個實施例中,第一子層具有厚度為1Å至100Å;第二子層具有厚度為1Å至100Å;以及第三子層具有厚度為1Å至100Å。 In various embodiments of the present disclosure, the first sub-layer has a thickness of 1 Å to 100 Å; the second sub-layer has a thickness of 1 Å to 100 Å; and the third sub-layer has a thickness of 1 Å to 100 Å.
在本發明內容的多個實施例中,成核層包含由AlN、GaN、AltGa1-tN或AluInvGa1-u-vN所製成的單層,其中0≦t<1;0<u<1;0<v<1;以及成核層具有厚度為10Å至10000Å。 In many embodiments of the present invention, the nucleation layer includes a single layer made of AlN, GaN, Al t Ga 1-t N or Al u In v Ga 1-uv N, where 0≦t<1 ; 0<u<1;0<v<1; and the nucleation layer has a thickness of 10Å to 10000Å.
在本發明內容的多個實施例中,阻障層具有超晶格(super lattice)結構,其由交互堆疊的第一子層及第二子層所組成,其中第一子層與第二子層選自由AlN、GaN、AlGaN、AlGaInN、氧化矽、氧化鋁、氧化鎵、氮化矽、氮化鈦或氮化硼及其組合所組成的群組。 In many embodiments of the present invention, the barrier layer has a super lattice structure, which is composed of a first sub-layer and a second sub-layer alternately stacked, wherein the first sub-layer and the second sub-layer are alternately stacked. The layer is selected from the group consisting of AlN, GaN, AlGaN, AlGaInN, silicon oxide, aluminum oxide, gallium oxide, silicon nitride, titanium nitride, or boron nitride, and combinations thereof.
在本發明內容的多個實施例中,一種半導體複合基板,包含所述的複合基板及III-V族材料。III-V族材料設置於成核層上。 In many embodiments of the present invention, a semiconductor composite substrate includes the composite substrate and III-V group materials. Group III-V materials are arranged on the nucleation layer.
在本發明內容的多個實施例中,,其中III-V族材料包含氮化鎵、氮化硼、氮化鋁、氮化銦、氮化鋁鎵、氮化銦鎵、氮化鋁銦、氮化鋁銦鎵、砷化鎵或磷化銦。 In many embodiments of the present invention, the III-V group material includes gallium nitride, boron nitride, aluminum nitride, indium nitride, aluminum gallium nitride, indium gallium nitride, aluminum indium nitride, Aluminum indium gallium nitride, gallium arsenide or indium phosphide.
在本發明內容的多個實施例中,一種用於成長III-V族材料的複合基板之製造方法,包含以下步驟:提供基板;使用有機金屬氣相沈積法、分子束磊晶法、高溫爐管、化學氣相沈積法或物理氣相沈積法形成阻障層在基板上;使用有機金屬氣相沈積法、物理氣相沈積法或分子束磊晶法形成成核層在阻障層上,成核層包含鋁離子或鎵離子;以及使用有機金屬氣相沈積法或分子束磊晶法形成III-V族材料在成核層上,其中當成核層的鋁離子或鎵離子經阻障層往基板擴散時,阻障層捕集(trap)從成核層來的鋁離子或鎵離子。 In various embodiments of the present invention, a method for manufacturing a composite substrate for growing III-V materials includes the following steps: providing a substrate; using organic metal vapor deposition method, molecular beam epitaxy method, high temperature furnace Tube, chemical vapor deposition or physical vapor deposition to form a barrier layer on the substrate; use organometallic vapor deposition, physical vapor deposition or molecular beam epitaxy to form a nucleation layer on the barrier layer, The nucleation layer contains aluminum ions or gallium ions; and the use of organometallic vapor deposition or molecular beam epitaxy to form III-V materials on the nucleation layer, where the aluminum ions or gallium ions used as the nucleation layer pass through the barrier layer When diffusing to the substrate, the barrier layer traps aluminum ions or gallium ions from the nucleation layer.
在本發明內容的多個實施例中,阻障層包含由氧化矽、氧化鋁、氧化鎵、氮化鈦或氮化硼所製成的單層,單層具有厚度為0.1Å至1000Å。 In various embodiments of the present invention, the barrier layer includes a single layer made of silicon oxide, aluminum oxide, gallium oxide, titanium nitride, or boron nitride, and the single layer has a thickness of 0.1 Å to 1000 Å.
在本發明內容的多個實施例中,形成阻障層更包含形成第一子層在基板上,其中第一子層包含由氧化矽、氧化鋁或氧化鎵所製成的單層,第一子層具有厚度為1Å至100Å;以及形成第二子層在第一子層上,其中第二子層 包含由氮化矽、氮化鈦或氮化硼所製成的單層,第二子層具有厚度為1Å至100Å。 In various embodiments of the present invention, forming the barrier layer further includes forming a first sub-layer on the substrate, wherein the first sub-layer includes a single layer made of silicon oxide, aluminum oxide or gallium oxide, and the first The sub-layer has a thickness of 1 Å to 100 Å; and a second sub-layer is formed on the first sub-layer, wherein the second sub-layer Containing a single layer made of silicon nitride, titanium nitride, or boron nitride, the second sub-layer has a thickness of 1 Å to 100 Å.
在本發明內容的多個實施例中,形成阻障層更包含形成第三子層在第二子層上,其中第三子層包含由氮化矽、氮化鈦或氮化硼所製成的單層,第三子層具有厚度為1Å至100Å。 In various embodiments of the present invention, forming the barrier layer further includes forming a third sub-layer on the second sub-layer, wherein the third sub-layer is made of silicon nitride, titanium nitride, or boron nitride The third sub-layer has a thickness of 1 Å to 100 Å.
在本發明內容的多個實施例中,阻障層具有超晶格(super lattice)結構,其由交互堆疊的第一子層及第二子層所組成,其中第一子層與第二子層選自由AlN、GaN、AlGaN、AlGaInN、氧化矽、氧化鋁、氧化鎵、氮化矽、氮化鈦或氮化硼及其組合所組成的群組。 In many embodiments of the present invention, the barrier layer has a super lattice structure, which is composed of a first sub-layer and a second sub-layer alternately stacked, wherein the first sub-layer and the second sub-layer are alternately stacked. The layer is selected from the group consisting of AlN, GaN, AlGaN, AlGaInN, silicon oxide, aluminum oxide, gallium oxide, silicon nitride, titanium nitride, or boron nitride, and combinations thereof.
以下將以實施方式對上述之說明做詳細的描述,並對本發明之技術方案提供更進一步的解釋。 Hereinafter, the above description will be described in detail by way of implementation, and a further explanation will be provided for the technical solution of the present invention.
10:基板 10: substrate
12:阻障層 12: Barrier layer
12A:第一子層 12A: The first sub-layer
12B:第二子層 12B: The second sub-layer
12C:第三子層 12C: third sublayer
14:成核層 14: Nucleation layer
16:III-V族材料 16: III-V group materials
100:複合基板 100: Composite substrate
M100:方法 M100: method
S102:操作 S102: Operation
S104:操作 S104: Operation
S106:操作 S106: Operation
S108:操作 S108: Operation
為使本發明之上述和其他目的、特徵、優點與實施例能更明顯易懂,請詳閱以下的詳細敘述並搭配對應的圖式。 In order to make the above and other objectives, features, advantages, and embodiments of the present invention more obvious and understandable, please read the following detailed description and match the corresponding drawings.
第1圖繪示根據本發明一些實施例之用於成長III-V族材料的複合基板。 Figure 1 shows a composite substrate for growing III-V materials according to some embodiments of the present invention.
第2A及2B圖繪示根據本發明一些實施例的具有複層的阻障層之複合基板。 2A and 2B illustrate a composite substrate with multiple barrier layers according to some embodiments of the present invention.
第3圖繪示根據本發明一些實施例之用於成長III-V族材料的複合基板的製造方法的流程圖。 FIG. 3 shows a flowchart of a manufacturing method for growing a composite substrate of group III-V materials according to some embodiments of the present invention.
本發明提供一種用於成長III-V族材料的複合基板,藉由在基板與成核層中間設置阻障層,可以降低鋁離子或鎵離子擴散至基板的效應,減少擴散離子對於基板阻值之影響,並且提升半導體元件之射頻的效率。 The present invention provides a composite substrate for growing III-V materials. By providing a barrier layer between the substrate and the nucleation layer, the effect of the diffusion of aluminum ions or gallium ions to the substrate can be reduced, and the resistance of the diffused ions to the substrate can be reduced The impact of this, and improve the efficiency of the radio frequency of semiconductor components.
第1圖繪示根據本發明一些實施例之用於成長III-V族材料的複合基板100。如第1圖所示,複合基板100包含基板10、成核層14及阻障層12。成核層14設置於基板10上,阻障層12設置於基板10與成核層14之間。複合基板100係用於成長III-V族材料16。III-V族材料16設置在成核層14上。
FIG. 1 shows a
基板10可以為單晶基板,例如,矽基板。在一些實施例中,基板10為具有高阻值的矽基板。在特定的實施例中,矽基板的阻值大於1000Ω-cm。
The
在一些實施例中,基板10包含半絕緣碳化矽基板、半絕緣氧化鎵基板、絕緣層上覆矽基板(Silicon on Insulation;SOI)、p型矽基板、n型矽基板或氮化硼基板。
In some embodiments, the
成核層14用以在基板10上方成長III-V族材料16。詳細地說,在基板10上形成成核層14之後,可以在成核層14上成長任何用於形成半導體裝置的III-V族材料。
The
成核層14可以為單晶或多晶層。在一些實施例中,成核層14包含鋁離子或鎵離子。在特定實施例中,成核層14包含由AlN、GaN、AltGa1-tN或
AluInvGa1-u-vN所製成的單層,其中0≦t<1;0<u<1;0<v<1。
The
成核層14具有厚度在為約10Å至約10000Å的範圍內。較佳的厚度為約30Å至約1000Å的範圍內。較佳的數值為約30Å、90Å、120Å、150Å、180Å、210Å、240Å、270Å、300Å、400Å、500Å、600Å、700Å、800Å或900Å。
The
成核層14可以使用有機金屬氣相沈積法、物理氣相沈積法或分子束磊晶法或其他任何合適方式來形成。
The
如第1圖所示,在基板10上形成成核層14之後,接著,在成核層14上成長III-V族材料16。III-V族材料16設置於成核層14上,其中III-V族材料16包含氮化鎵、氮化硼、氮化鋁、氮化銦、氮化鋁鎵、氮化銦鎵、氮化鋁銦、氮化鋁銦鎵、砷化鎵或磷化銦。
As shown in FIG. 1, after the
III-V族材料16可以使用有機金屬氣相沈積法、分子束磊晶法或其他任何合適方式來形成。值得注意的是,在成核層14上成長III-V族材料16時,由於基板10置於高溫的製程環境,例如,薄膜成長的腔室,成核層14中的鋁離子或鎵離子可能從成核層14向周圍的層擴散,例如,擴散至基板10。擴散至基板10的鋁離子或鎵離子會導致基板10的阻值下降,進而造成後續形成的半導體元件之性能降低,例如,射頻的效率衰減問題。
The III-
本發明提供一種複合基板100,具有位於基板10與成核層14之間的阻障層12,用以降低從成核層14中擴散至基板10的三價離子,例如,鋁離子或鎵離子。
The present invention provides a
在一些實施例中,阻障層12具有鋁離子或鎵離子的擴散阻障性。舉例來說,鋁離子或鎵離子在阻障層12中具有較低的擴散係數。在一些實施例中,阻障層12包含由氧化矽、氧化鋁、氧化鎵、氮化鈦或氮化硼所製成的單層。在一些實施例中,阻障層12實質上覆蓋基板10。
In some embodiments, the
阻障層12可以使用高溫爐管、化學氣相沈積法或物理氣相沈積法或其他任何合適方式來形成。
The
阻障層12具有厚度在為約0.1Å至約1000Å的範圍內。而較佳厚度為約1Å至約100Å的範圍內。較佳的數值為約5Å、10Å、15Å、20Å、25Å、30Å、50Å、70Å、90Å或95Å。如果阻障層12的厚度太薄,將不足以阻障鋁離子或鎵離子的擴散;如果阻障層12的厚度太厚,則導致後續於阻障層12上不易成長單晶或是多晶的成核層14以及其上的III-V族材料16。
The
值得注意的是,阻障層12亦可以為複層的結構。複層使用不同材料的組合及不同厚度的搭配,使得三價離子的擴散至基板10之現象可以更進一步地下降。
It should be noted that the
第2A及2B圖繪示根據本發明一些實施例的具有複層的阻障層之複合基板100。
2A and 2B illustrate a
如第2A圖所示,阻障層12為具有二層的複層結構,阻障層12包含第一子層12A及第二子層12B,第二子
層12B位於第一子層12A上。在一些實施例中,第二子層12B實質上覆蓋第一子層12A。
As shown in Figure 2A, the
在一些實施例中,第一子層12A包含由氧化矽、氧化鋁或氧化鎵所製成的單層。
In some embodiments, the
在一些實施例中,第一子層12A具有厚度在為約1Å至約100Å的範圍內。較佳的數值為約5Å、10Å、15Å、20Å、25Å、30Å、50Å、70Å、90Å或95Å。
In some embodiments, the
在一些實施例中,第二子層12B包含由氮化矽、氮化鈦或氮化硼所製成的單層。
In some embodiments, the
第二子層12B具有厚度在為約1Å至約100Å的範圍內。較佳的數值為約5Å、10Å、15Å、20Å、25Å、30Å、50Å、70Å、90Å或95Å。
The
如第2B圖所示,阻障層12為具有三層的複層結構,阻障層12包含第一子層12A、第二子層12B及第三子層12C,第二子層12B位於第一子層12A上,第三子層12C位於第二子層12B上。在一些實施例中,第三子層12C實質上覆蓋第二子層12B。
As shown in Figure 2B, the
第一子層12A包含由氧化矽、氧化鋁或氧化鎵所製成的單層。
The
第一子層12A具有厚度在為約1Å至約100Å的範圍內。較佳的數值為約5Å、10Å、15Å、20Å、25Å、30Å、50Å、70Å、90Å或95Å。
The
第二子層12B包含由氧化矽、氧化鋁、氧化鎵、氮化矽、氮化鈦或氮化硼所製成的單層。
The
第二子層12B具有厚度在為約1Å至約100Å的範圍內。較佳的數值為約5Å、10Å、15Å、20Å、25Å、30Å、50Å、70Å、90Å或95Å。
The
第三子層12C包含由氮化矽、氮化鈦或氮化硼所製成的單層。
The
第三子層12C具有厚度在為約1Å至約100Å的範圍內。較佳的數值為約5Å、10Å、15Å、20Å、25Å、30Å、50Å、70Å、90Å或95Å。
The
阻障層12各個子層12A、12B及12C可以使用高溫爐管、化學氣相沈積法或物理氣相沈積法或其他任何合適方式來形成。
The
值得注意的是,阻障層12亦可以具有超結晶(super lattice)結構,其由交互堆疊的第一子層及第二子層所組成(出於簡化未繪示)。藉由阻障層12的超結晶結構,使得三價離子的擴散至基板10之現象可以更進一步地下降。
It is worth noting that the
在一些實施例中,具有超結晶結構的阻障層12之第一子層與第二子層選自由AlN、GaN、AlGaN、AlGaInN、氧化矽、氧化鋁、氧化鎵、氮化矽、氮化鈦或氮化硼及其組合所組成的群組。
In some embodiments, the first sublayer and the second sublayer of the
在一些實施例中,使用有機金屬氣相沈積法、分子束磊晶法、高溫爐管、化學氣相沈積法或物理氣相沈積法來形成第一子層與第二子層交互堆疊的超結晶結構。 In some embodiments, metal-organic vapor deposition, molecular beam epitaxy, high-temperature furnace tube, chemical vapor deposition, or physical vapor deposition is used to form the superposition of the first sublayer and the second sublayer alternately stacked. Crystal structure.
在一些實施例中,具有超結晶結構的阻障層12的厚度分別為約1Å至約200Å的範圍內。較佳的數值為約5Å、10Å、20Å、40Å、60Å、80Å、100Å、120Å、140Å、160Å、180Å或200Å。
In some embodiments, the thickness of the
第3圖繪示根據本發明一些實施例之用於成長III-V族材料16的複合基板100的製造方法M100的流程圖。方法M100包含操作S102、操作S104、操作S106及操作S108。
FIG. 3 shows a flowchart of a manufacturing method M100 of a
方法M100始於操作S102,參照第1圖,提供基板10。基板10為具有高阻值的矽基板。在特定的實施例中,矽基板的阻值大於1000Ω-cm。
The method M100 starts in operation S102. Referring to FIG. 1, a
接著,方法M100進行至操作S104,繼續參照第1圖,使用高溫爐管、化學氣相沈積法或物理氣相沈積法形成阻障層12在基板10上。在一些實施例中,使用物理層沈積法在矽基板上形成阻障層12,其為厚度約1nm的二氧化矽。
Then, the method M100 proceeds to operation S104, and referring to FIG. 1, the
接著,方法M100進行至操作S106,繼續參照第1圖,使用有機金屬氣相沈積法、物理氣相沈積或分子束磊晶法形成成核層14在阻障層12上。在一些實施例中,使用物理層沈積法沉積成核層14,其為厚度約30nm的氮化鋁。在一些實施例中,使用有機金屬氣相沈積法成長成核層14,成核層14為AlxGa1-xN,此成核層的鋁含量在垂直於基板10的方向上具有梯度濃度,往遠離基板10的方向遞減。
Next, the method M100 proceeds to operation S106, and referring to FIG. 1 continuously, the
接著,方法M100進行至操作S108,繼續參照第1圖,使用有機金屬氣相沈積法或分子束磊晶法形成III-V族材料16在成核層14上,其中當成核層14的鋁離子或鎵離子經阻障層12往基板10擴散時,阻障層12捕集(trap)從成核層14來的鋁離子或鎵離子。
Next, the method M100 proceeds to operation S108, and with continued reference to FIG. 1, the III-
在一些實施例中,III-V族材料16為高阻值GaN層。在一些實施例中,高阻值GaN層摻雜碳或鐵。在特定實施例中,碳摻雜濃度為約1E16[1/cm3]至約1E21[1/cm3]。在特定實施例中,鐵摻雜濃度為約1E16[1/cm3]至約1E19[1/cm3]。
In some embodiments, the III-
在其他實施例中,III-V族材料16為AlyGa1-yN,其中0.1<y<0.3。在特定實施例中,III-V族材料16為p-GaN或p-AlzGa1-zN。
In other embodiments, the III-
再次參照操作S104與第2A圖,在一些實施例中,形成阻障層12包含形成第一子層12A在基板10上,以及形成第二子層12B在第一子層12A上。在其他實施例中,參照第2B圖,形成阻障層12進一步包含形成第三子層12C在第二子層12B上。
Referring again to operation S104 and FIG. 2A, in some embodiments, forming the
綜上所述,一種用於成長III-V族材料的複合基板,具有一阻障層佈置在基板與成核層之間,從而在後續的高溫製程中可以避免成核層的離子擴散至基板,以此改善基板的阻值受離子擴散而衰減的問題。 In summary, a composite substrate for growing III-V materials has a barrier layer arranged between the substrate and the nucleation layer, so as to prevent the ions of the nucleation layer from diffusing to the substrate during the subsequent high temperature process , In order to improve the problem that the resistance of the substrate is attenuated by ion diffusion.
10:基板 10: substrate
12:阻障層 12: Barrier layer
14:成核層 14: Nucleation layer
16:III-V族材料 16: III-V group materials
100:複合基板 100: Composite substrate
Claims (15)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109114385A TWI727773B (en) | 2020-04-29 | 2020-04-29 | Composite substrate and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109114385A TWI727773B (en) | 2020-04-29 | 2020-04-29 | Composite substrate and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI727773B true TWI727773B (en) | 2021-05-11 |
TW202141567A TW202141567A (en) | 2021-11-01 |
Family
ID=77036357
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109114385A TWI727773B (en) | 2020-04-29 | 2020-04-29 | Composite substrate and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI727773B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI804035B (en) * | 2021-05-28 | 2023-06-01 | 韓商艾維工程股份有限公司 | Iii-n semiconductor structure and method of manufacturing same |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140327013A1 (en) * | 2011-06-30 | 2014-11-06 | Soitec | Method for manufacturing a thick eptaxial layer of gallium nitride on a silicon or similar substrate and layer obtained using said method |
US20180026098A1 (en) * | 2015-09-08 | 2018-01-25 | Macom Technology Solutions Holdings, Inc. | Parasitic channel mitigation using rare-earth oxide and/or rare-earth nitride diffusion barrier regions |
-
2020
- 2020-04-29 TW TW109114385A patent/TWI727773B/en active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140327013A1 (en) * | 2011-06-30 | 2014-11-06 | Soitec | Method for manufacturing a thick eptaxial layer of gallium nitride on a silicon or similar substrate and layer obtained using said method |
US20180026098A1 (en) * | 2015-09-08 | 2018-01-25 | Macom Technology Solutions Holdings, Inc. | Parasitic channel mitigation using rare-earth oxide and/or rare-earth nitride diffusion barrier regions |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI804035B (en) * | 2021-05-28 | 2023-06-01 | 韓商艾維工程股份有限公司 | Iii-n semiconductor structure and method of manufacturing same |
Also Published As
Publication number | Publication date |
---|---|
TW202141567A (en) | 2021-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2021249291A1 (en) | Light-emitting diode epitaxial wafer, growth method therefor, and light-emitting diode chip | |
KR20040104959A (en) | Doped Group III-V Nitride Material, And Microelectronic Device And Device Precursor Structures Comprising Same | |
CN109786529B (en) | Gallium nitride-based light emitting diode epitaxial wafer and manufacturing method thereof | |
US20070114563A1 (en) | Semiconductor device and method of fabricating the same | |
CN109346576B (en) | Light emitting diode epitaxial wafer and preparation method thereof | |
CN112701160B (en) | Gallium nitride-based high-electron-mobility transistor epitaxial wafer and preparation method thereof | |
CN109860359B (en) | Gallium nitride-based light emitting diode epitaxial wafer and manufacturing method thereof | |
WO2023231566A1 (en) | Semiconductor epitaxial structure and preparation method therefor, and semiconductor device | |
TWI727773B (en) | Composite substrate and manufacturing method thereof | |
CN109346568B (en) | Light emitting diode epitaxial wafer and preparation method thereof | |
CN109103312B (en) | Gallium nitride-based light emitting diode epitaxial wafer and manufacturing method thereof | |
CN109273571B (en) | Gallium nitride-based light emitting diode epitaxial wafer and manufacturing method thereof | |
CN109671817A (en) | A kind of LED epitaxial slice and preparation method thereof | |
WO2021226867A1 (en) | Ultraviolet led and fabricating method therefor | |
JP2007311464A (en) | Compound semiconductor device and its manufacturing method | |
CN109473511B (en) | Gallium nitride-based light emitting diode epitaxial wafer and growth method thereof | |
CN109920884B (en) | Light emitting diode epitaxial wafer and growth method thereof | |
CN109686823B (en) | Gallium nitride-based light emitting diode epitaxial wafer and manufacturing method thereof | |
CN109830582B (en) | Light emitting diode epitaxial wafer and growth method thereof | |
CN109786522A (en) | A kind of GaN base light emitting epitaxial wafer and preparation method thereof | |
CN113284947B (en) | Semiconductor transistor epitaxial structure, preparation method thereof and semiconductor transistor | |
CN109860356A (en) | A kind of GaN base light emitting epitaxial wafer and preparation method thereof | |
CN109473516A (en) | A kind of gallium nitride based LED epitaxial slice and its growing method | |
CN115101413A (en) | Preparation method and device of enhanced field effect transistor | |
CN109411575B (en) | Light emitting diode epitaxial wafer and preparation method thereof |