TWI536519B - 半導體封裝結構以及其製造方法 - Google Patents
半導體封裝結構以及其製造方法 Download PDFInfo
- Publication number
- TWI536519B TWI536519B TW103139354A TW103139354A TWI536519B TW I536519 B TWI536519 B TW I536519B TW 103139354 A TW103139354 A TW 103139354A TW 103139354 A TW103139354 A TW 103139354A TW I536519 B TWI536519 B TW I536519B
- Authority
- TW
- Taiwan
- Prior art keywords
- base substrate
- substrate
- top surface
- semiconductor
- unit
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 120
- 238000004519 manufacturing process Methods 0.000 title description 8
- 239000000758 substrate Substances 0.000 claims description 206
- 239000000463 material Substances 0.000 claims description 27
- 239000013078 crystal Substances 0.000 claims 12
- 238000000034 method Methods 0.000 description 22
- 229910000679 solder Inorganic materials 0.000 description 14
- 238000005553 drilling Methods 0.000 description 6
- 238000000151 deposition Methods 0.000 description 5
- 238000005470 impregnation Methods 0.000 description 5
- 238000003475 lamination Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 238000005520 cutting process Methods 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 238000000752 ionisation method Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000003365 glass fiber Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 238000010008 shearing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1431—Logic devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
本發明關於半導體封裝結構以及其製造方法。
目前以堆疊構件來形成電子封裝的系統方法和/或架構(舉例而言具有習用的插入物)是不適當的。透過此種做法與參考圖式而列於本案其餘部分之本發明做比較,則熟於此技術者將明白習用和傳統之做法的進一步限制和缺點。
本揭示的多樣方面提供半導體封裝結構和製造方法。舉非限制性範例而言,本揭示的多樣方面提供半導體封裝和製造半導體封裝的方法,其舉例而言包括附接了半導體晶片的單位基板,其嵌埋在上面可以安裝半導體裝置的基礎基板中。基礎基板舉例而言可以包括在其頂面和底面之間的通孔以及/或者包括在基礎基板的頂面和嵌埋在基礎基板裡之單位基板的頂面之間的通孔。
102‧‧‧單位基板
104‧‧‧第一導電凸塊
106‧‧‧半導體晶片
110‧‧‧基礎基板
112、114‧‧‧通孔
116‧‧‧第二導電凸塊
118‧‧‧半導體裝置
120‧‧‧板安裝凸塊
202‧‧‧單位基板
204‧‧‧第一導電凸塊
206‧‧‧半導體晶片
210‧‧‧基礎基板
212‧‧‧通孔
216‧‧‧第二導電凸塊
218‧‧‧半導體裝置
220‧‧‧板安裝凸塊
300‧‧‧載體
302‧‧‧單位基板
304‧‧‧第一導電凸塊
306‧‧‧半導體晶片
310‧‧‧基板結構
320‧‧‧基礎基板
322、324‧‧‧通孔
326‧‧‧第二導電凸塊
328‧‧‧半導體裝置
330‧‧‧板安裝凸塊
包括了伴隨的圖式以提供對本揭示的進一步理解,並且它們併入和構成本說明書的一部分。圖式示範本揭示的範例性具體態樣,並且
連同說明書而用來解釋本揭示的多樣原理。於圖式:圖1示範依據本揭示的多樣方面之半導體封裝結構的截面圖;圖2示範依據本揭示的多樣方面之半導體封裝結構的截面圖;以及圖3A到3F示範範例性截面圖,其依序顯示依據本揭示的多樣方面之製造半導體封裝結構的方法。
以下的討論藉由提供本揭示的多樣範例而呈現其多樣的方面。此種範例是非限制性的,因此本揭示之多樣方面的範圍不應必然受限於所提供之範例的任何特殊特徵。於以下討論,「舉例而言」、「譬如」、「範例性的」等詞是非限制性的,並且一般而言與「舉例來說但無限制」、「舉例而言而無限制」和類似者同義。
以下的討論有時可能利用「A和/或B」一詞。此種語詞應理解成意謂僅A、或僅B、或A和B二者。類似而言,「A、B和/或C」一詞應理解成意謂僅A、僅B、僅C、A和B、A和C、B和C、或所有的A和B和C。
首先轉到圖1,此圖示範依據本揭示的多樣方面之半導體封裝結構的截面圖。
半導體封裝結構舉例而言可以包括單位基板102,其嵌埋在基礎基板110的內部,該單位基板102具有至少一半導體晶片106,其經由第一導電凸塊104而附接在其頂面(或上部)上。半導體封裝結構可以進一步包括半導體裝置118,其形成或附接於基礎基板110的頂面上並且經由第二導電凸塊116而電連接到半導體晶片106。
單位基板102舉例而言可以包括各式各樣之任何基板類型的特徵。舉例而言,單位基板102可以包括封裝基板、印刷線路板基板、層合基板……的特徵。單位基板102舉例而言可以包括頂面、底面、連接頂面和底面的側面。注意當圖指向右上方時,為了清楚示範而選擇「頂」、「底」、「側」等詞以符合圖1和在此討論之其他圖形的指向。此種用語舉例而言可以指定彼此之間的相對關係,但在絕對意義上是非限制性的。
半導體晶片106舉例而言可以包括半導體晶粒(譬如邏輯晶粒、處理器晶粒、記憶體晶粒、單晶片系統晶粒……)。半導體晶片106舉例而言可以包括頂面、底面、連接頂面和底面的側面。半導體晶片106的底面舉例而言可以耦合於單位基板102的頂面。半導體晶片106的底面舉例而言可以包括半導體晶片106的作用或不作用面。於圖1所示的範例性組態,半導體晶片106的底面是半導體晶片106的作用面,其以導電凸塊(譬如焊料凸塊或焊球、金屬柱或墩、金屬針腳或線……)來機械和電耦合於單位基板102的頂面而呈覆晶組態。然而,注意半導體晶片106可以採取各式各樣的任何方式而耦合於單位基板102,而不偏離本揭示的精神和範圍。舉例而言,半導體晶片106的底面可以是半導體晶片106的不作用面,其以黏著劑而機械耦合於單位基板102的頂面,並且半導體晶片106的頂面可以是半導體晶片106的作用面,其使用打線接合結構、重分布層、通孔結構……而電耦合於單位基板102的頂面。雖然示範成半導體晶粒106,但是元件106舉例而言也可以包括一或更多個半導體晶粒、一或更多個積體電路封裝、一或更多個被動構件……。
基礎基板110舉例而言可以是單位基板102的嵌埋插入物。
舉例而言,基礎基板110可以提供連接重分布(或重接線),舉例而言提供單位基板102和基礎基板的頂部之間的連接性、提供半導體晶粒106對基礎基板的頂部之間的連接性、提供基礎基板110的底部和基礎基板110的頂部之間的連接性……。
如在此將更詳細的討論,舉例而言於圖3的討論,基礎基板110舉例而言可以透過預浸滲層合過程或類似者而形成。基礎基板110可以由各式各樣的任何材料所形成。舉例而言,基礎基板110可以由預浸滲材料(譬如浸滲了樹脂的玻璃纖維材料)所形成,其係以一或更多個沉積步驟而沉積在單位基板102和/或半導體晶片106上。
形成在基礎基板110上(譬如附接於基礎基板110)的半導體裝置118舉例而言可以是半導體封裝或半導體晶粒,例如記憶體裝置、邏輯裝置、處理器裝置、電源供應裝置……。為了使半導體晶片106和半導體裝置118彼此電連接,多個電路接線(譬如接觸、襯墊、像是軌跡或通孔的金屬接線和類似者……)(未顯示)可以形成在其間的基礎基板上。舉例而言,於範例性實施例,此種電路接線可以形成(譬如沉積和/或放置)在基礎基板110的頂面上。舉例而言,此種電路接線可以提供從半導體晶片106和/或半導體裝置118之水平(或側向)佔據區域外面到半導體晶片106和/或半導體裝置118之水平(或側向)佔據區域裡面的電路徑。
第一和第二導電凸塊104、116每一者舉例而言都可以包括焊料、焊料凸塊或焊球、導電柱或墩、導線……當中任一或更多者。在單位基板102的底面(或下部)上和/或在基礎基板110的底面(或下部)上,多個板安裝凸塊120(譬如導電凸塊)可以形成在通孔接觸墊(未顯示)、其他接
觸墊或類似者上。此種板安裝凸塊120舉例而言可以包括焊料、焊料凸塊或焊球、導電柱或墩、導線……當中任一或更多者。
範例性半導體封裝結構舉例而言可以進一步包括:至少一通孔112,其功能作為導電連接構件以在單位基板102的頂面(或上部)和基礎基板110頂面(或上部)之間做延伸和/或電連接;和/或至少一通孔114,其功能作為導電連接構件以在基礎基板110的頂面(或上部)和底面(或下部)之間做延伸和/或電連接。如圖1所示,此種通孔112和/或114舉例而言可以在頂面和/或底面之間直接垂直的(亦即無曲折的)延伸。附帶而言,此種通孔112和/或114舉例來說可以各包括彼此耦合(或串聯)的多個垂直區段而帶有水平區段(譬如在基礎基板110裡)。
其次轉到圖2,此圖示範依據本揭示的多樣方面之半導體封裝結構的截面圖。圖2所示的範例性封裝結構舉例而言可以與圖1所示和在此討論的範例性封裝結構分享任何或所有的特徵。舉例而言,圖2的項目202、204、206、210、212、216、218、220可以分別與圖1的項目102、104、106、110、112、116、118、120分享任何或所有的特徵(譬如結構性和/或功能性特徵)。為了清楚示範,圖2的討論將大致集中在圖1和圖2的個別範例之間的差異。
參見圖2所示的範例性封裝結構,不像之前描述的圖1範例,其包括通孔114而在基礎基板110的頂面(或上部)和基礎基板110的底面(或下部)之間延伸和/或提供其間的電連接性,圖2所示的範例性半導體封裝結構則沒有此種通孔114。
換言之,依據本揭示的多樣方面,半導體封裝結構可能包括
至少一通孔,其在基礎基板110和210的頂面(或上部)與基礎基板110和210的底面(或下部)之間延伸和/或提供其間的電連接性,或者可能不包括此種通孔,此視實施方式而定。
在此討論的圖1和圖2提供半導體封裝結構的範例。以下討論將大致集中在製造此種範例性封裝的方法。
圖3A到3F示範範例性截面圖,其依序顯示依據本揭示的多樣方面之製造半導體封裝結構的方法。圖3A到3F所示範的結構性和/或功能性元件可以與在此討論之圖1和圖2所示的對應結構性和/或功能性元件分享任何或所有的特徵。舉例而言,項目302、304、306、320、322、326、328、330可以分別與圖2的項目202、204、206、210、212、216、218、220分享任何或所有的特徵(譬如結構性和/或功能性特徵)。也舉例而言,項目302、304、306、320、322、324、326、328、330可以分別與圖1的項目102、104、106、110、112、114、116、118、120分享任何或所有的特徵(譬如結構性和/或功能性特徵)。
首先,半導體晶片306以第一導電凸塊304而附接於個別的單位基板302而至少部分形成個別的基板結構310。此種基板結構310舉例而言可以形成為面板或晶圓形式或者可以單獨的形成。於基板結構310形成為面板或晶圓形式的範例性實施例,單獨的基板結構310可以藉由單離化過程(譬如切割或鋸的過程)而由面板或晶圓所形成。
參見圖3A,多個基板結構310舉例而言可以對齊於載體300上的靶位置,然後舉例而言使用黏著劑(譬如黏著膏、膠帶……)、真空……而附接到上面。載體300舉例而言可以包括各式各樣的任何材料(譬如金
屬、玻璃、塑膠、半導體……)。載體300舉例而言可以是可再使用的或可拋棄的。
其次,附接在載體300上的基板結構310(譬如各包括單位基板302,並且至少一半導體晶片306舉例而言以導電凸塊304而耦合於單位基板302)可以被基礎基板材料(譬如預浸滲材料)所部分和/或完全覆蓋。此種覆蓋舉例而言可以採取各式各樣的任何方式來進行(譬如淹沒過程、空穴模製過程、印刷過程、集中沉積過程、預浸滲層合過程……)。一條基礎基板320因此可以形成在安裝於載體300上的多個基板結構310之上。
基礎基板320的形成過程舉例而言可以包括一或更多個材料沉積階段。舉例而言,本揭示的多樣方面包括至少部分藉由依序進行基礎基板沉積過程(譬如預浸滲層合過程)多次而形成基礎基板。舉例而言,基礎基板320的形成過程可以包括沉積第一部分的基礎基板材料(譬如在基板結構310、單位基板302、導電凸塊304和/或半導體晶粒304之間),然後沉積第二部分的基礎基板材料(譬如在單位基板302和/或半導體晶粒304的頂部之上)。
於範例性實施例,藉由進行第一預浸滲層合過程,則基礎基板材料(譬如預浸滲材料)首先沉積於凹谷空穴中,其可以在形成每個基板結構310的每個單位基板302之間存在著比較深的凹谷形狀;然後藉由進行第二預浸滲層合過程,則先前在單位基板302之間提供有基礎基板材料的多個基板結構301可以完全被基礎基板材料所覆蓋或嵌埋。
舉例而言,視基礎基板材料的黏滯性和/或基礎基板材料必
須流入的空穴尺寸而定,基礎基板材料可能不會在單次施加下就適當的填充所要的空穴。於此種情境,可以有利的提供多重施加過程以適當填充所要的空穴,而導致封裝可靠性有所增加。注意基礎基板材料可以出現或不出現在單位基板302和半導體晶片306之間的空間中。於基礎基板材料的黏滯性現在將允許填充單位基板302和半導體晶片306之間空間的範例性情境,額外的過程步驟(譬如在將基板結構310安裝到載體300之前或之後、在多重基礎基板材料沉積階段之間……)可以包括在單位基板302和半導體晶片306之間施加底填材料。
在基礎基板材料沉積過程之後,可以進行各式各樣的電路接線過程(譬如著陸和/或軌跡圖案化、形成和/或填充通孔……)。著陸和/或軌跡圖案化舉例而言可以包括在基礎基板材料的頂面上形成著陸、軌跡或其他導電結構(譬如藉由遮罩和鍍覆、印刷……來為之)。也舉例而言,通孔的形成舉例而言可以包括機械鑽鑿、雷射鑽鑿……。不同類型的通孔舉例而言可以採取相同或不同的方式來進行。於範例性情境,第一組通孔(譬如在基礎基板320的頂面和底面之間的通孔)可以使用第一鑽鑿過程(譬如機械鑽鑿)而形成,並且第二組通孔(譬如在基礎基板320的頂部和單位基板302的頂部之間的通孔)可以使用第二鑽鑿過程(譬如雷射鑽鑿)而形成。形成的通孔然後舉例而言可以利用各式各樣的任何技術來填充(譬如鍍覆、導電球堆疊、導電膏填充……)。以多重階段來施加基礎基板材料的替代性範例來說,水平接線特色和/或通孔可以形成在基礎材料的個別層之上或之中。
如圖3C所示的範例,形成了多個電路接線(譬如接觸、襯墊、金屬接線……,其在形成於單位基板302上的半導體晶片306和要藉由
後續過程而形成在基礎基板320上的半導體裝置之間做電連接)、至少一通孔322和至少一通孔324。注意如在此所討論,舉例而言如圖2的討論,不須要形成通孔324和/或通孔322。
在形成多樣類型的電路接線(譬如在基礎基板320上和/或穿過它)之後,半導體裝置328可以附接於在該條基礎基板的個別基礎基板320之上的對應靶位置。舉例而言,如圖3D所示,半導體裝置328可以使用第二導電凸塊326而附接於基礎基板320之頂面(或上部)上的對應靶位置(譬如在基板結構310上方)。第二導電凸塊326舉例而言可以包括焊料、焊球或焊料凸塊、導電柱或墩、導線……當中任一或更多者。如在此於其他地方所討論,第二導電凸塊326舉例而言可以直接定位在半導體晶片306和/或單位基板302的水平(或側向)佔據區域之上。也舉例而言,第二導電凸塊326可以直接定位在基礎基板320之上而在半導體晶片306和/或單位基板302的水平佔據區域外面。
在放置和/或附接了半導體裝置328之後,如圖3E所示的範例,可以進行分離過程以從載體300分開(隔離)該條基礎基板320。此種分離舉例而言可以利用熱、壓力、光、剪切、研磨、蝕刻……來進行。
在從載體300分離該條基礎基板320之後,舉例而言可以進行球滴和重熔過程,如圖3F所示。舉例而言,可以形成多個板安裝凸塊330(譬如導電凸塊),其各對應於單位基板302之底面(或下部)上的個別接觸墊(未顯示)以及/或者對應於基礎基板320之底面(或下部)上的個別接觸墊(譬如其關聯於通孔)。板安裝凸塊330舉例而言可以包括焊料、焊料凸塊或焊球、導電柱或墩、導線……。
最後,藉由沿著圖3F之虛線所示的切割線來進行該條基礎基板320的單離化過程(譬如切割或鋸的過程……),則可以完成半導體封裝結構。封裝結構舉例而言可以包括基礎基板320,其結構嵌埋了頂面上附接有半導體晶片306的單位基板302,並且具有經由第二導電凸塊326而附接在基礎基板上的半導體裝置328。封裝結構舉例而言可以包括圖1和/或圖2所示和在此討論之範例性封裝結構的任何或所有特徵。也可以進行用於範例性封裝結構的額外處理步驟,舉例而言重複在此討論的任一或更多個步驟、將半導體裝置328和/或整個封裝結構包封、加上蓋子……。
本揭示之多樣方面所已經描述的方式是使基礎基板條與載體分離、在分離之基礎基板條的下部上形成板安裝凸塊、然後將基礎基板條切割成單獨的半導體封裝結構。然而,本揭示不限於此,並且也可以進行成製造半導體封裝結構的方式是使基礎基板條與載體分離、將分離的基礎基板條切割成單獨的半導體封裝結構、然後在單獨之半導體封裝結構的下部上形成板安裝凸塊。
總而言之,本揭示的多樣方面提供半導體封裝和製造半導體封裝的方法,其舉例而言包括附接了半導體晶片的單位基板,其嵌埋在上面可以安裝半導體裝置的基礎基板中。雖然前面已經參考特定的方面和具體態樣來描述,不過熟於此技術者將了解可以做出多樣的改變以及可以用等同者來取代,而不偏離本揭示的範圍。附帶而言,可以做出許多修改以使特殊的狀況或材料適於本揭示的教示而不偏離其範圍。因此,本揭示打算不限於揭示的(多個)特殊具體態樣,本揭示而是將包括落於所附請求項之範圍裡的所有具體態樣。
102‧‧‧單位基板
104‧‧‧第一導電凸塊
106‧‧‧半導體晶片
110‧‧‧基礎基板
112、114‧‧‧通孔
116‧‧‧第二導電凸塊
118‧‧‧半導體裝置
120‧‧‧板安裝凸塊
Claims (16)
- 一種半導體封裝,其包括:單位基板,其包括單位基板頂面、單位基板底面、連接該單位基板頂面和該單位基板底面的單位基板側面;半導體晶粒,其包括晶粒頂面、晶粒底面、連接該晶粒頂面和該晶粒底面的晶粒側面,其中該晶粒底面耦合於該單位基板頂面;基礎基板,其包括基礎基板頂面、基礎基板底面、連接該基礎基板頂面和該基礎基板底面的基礎基板側面;半導體裝置,其耦合於該基礎基板頂面;第一導電通孔,其在該單位基板頂面和該基礎基板頂面之間延伸;以及第二導電通孔,其在該基礎基板底面和該基礎基板頂面之間延伸,其中該單位基板和該半導體晶粒嵌埋於該基礎基板中,使得該單位基板的至少該等頂面和側面與該半導體晶粒的至少該等側面和頂面是由該基礎基板所接觸和包圍。
- 如申請專利範圍第1項的半導體封裝,其中該第二導電通孔包括完全延伸穿過該基礎基板的垂直側,並且該第一導電通孔包括延伸穿過該基礎基板之傾斜的非垂直側。
- 如申請專利範圍第1項的半導體封裝,其中該單位基板底面和該基礎基板底面是共平面。
- 如申請專利範圍第3項的半導體封裝,其進一步包括附接於該單位基板底面的第一導電凸塊和附接於該基礎基板底面的第二導電凸塊。
- 如申請專利範圍第1項的半導體封裝,其中該第一導電通孔在該單位基板頂面和該基礎基板頂面之間直接垂直的延伸。
- 如申請專利範圍第1項的半導體封裝,其中該半導體裝置是以至少第一導電凸塊而耦合於該基礎基板頂面,該第一導電凸塊直接定位在該半導體晶粒之上。
- 如申請專利範圍第6項的半導體封裝,其中該第一導電凸塊電耦合於該晶粒底面。
- 如申請專利範圍第1項的半導體封裝,其中該基礎基板是由預浸滲材料所形成。
- 如申請專利範圍第1項的半導體封裝,其中該基礎基板的部分材料定位在該晶粒底面和該單位基板頂面之間。
- 如申請專利範圍第1項的半導體封裝,其中該半導體裝置是半導體封裝或半導體晶粒當中一者。
- 如申請專利範圍第1項的半導體封裝,其中該晶粒底面是該半導體晶粒的作用面。
- 一種半導體封裝,其包括:單位基板,其包括單位基板頂面、單位基板底面、連接該單位基板頂面和該單位基板底面的單位基板側面;半導體晶粒,其包括晶粒頂面、晶粒底面、連接該晶粒頂面和該晶粒底面的晶粒側面,其中該晶粒底面耦合於該單位基板頂面;基礎基板,其包括基礎基板頂面、基礎基板底面、連接該基礎基板頂面和該基礎基板底面的基礎基板側面;以及 半導體裝置,其耦合於該基礎基板頂面,其中該單位基板和該半導體晶粒嵌埋於該基礎基板中,使得該單位基板的至少該等頂面和側面與該半導體晶粒的至少該等側面和頂面是由該基礎基板所接觸和包圍,其中該半導體裝置是以至少第一導電凸塊而耦合於該基礎基板頂面,該第一導電凸塊直接定位在該半導體晶粒之上,其中該第一導電凸塊電耦合於該晶粒底面,其中該第一導電凸塊經由第一導電通孔而電耦合於該晶粒底面,該第一導電通孔是在該單位基板頂面和該基礎基板頂面之間延伸。
- 如申請專利範圍第12項的半導體封裝,其中該半導體裝置是以至少第二導電凸塊而耦合於該基礎基板頂面,該第二導電凸塊直接定位在該半導體晶粒之上。
- 如申請專利範圍第13項的半導體封裝,其中該第二導電凸塊經由第二導電通孔而電耦合於該基礎基板底面,該第二導電通孔是在該基礎基板頂面和該基礎基板底面之間延伸。
- 如申請專利範圍第12項的半導體封裝,其中該第一導電通孔在該單位基板頂面和該基礎基板頂面之間直接垂直的延伸。
- 一種半導體封裝,其包括:單位基板,其包括單位基板頂面、單位基板底面、連接該單位基板頂面和該單位基板底面的單位基板側面;半導體晶粒,其包括晶粒頂面、晶粒底面、連接該晶粒頂面和該晶粒底面的晶粒側面,其中該晶粒底面耦合於該單位基板頂面; 基礎基板,其包括基礎基板頂面、基礎基板底面、連接該基礎基板頂面和該基礎基板底面的基礎基板側面;半導體裝置,其耦合於該基礎基板頂面;第一導電通孔,其在該單位基板頂面和該基礎基板頂面之間延伸;以及第二導電通孔,其在該基礎基板底面和該基礎基板頂面之間延伸,其中該單位基板和該半導體晶粒嵌埋於該基礎基板中。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130137778A KR101631934B1 (ko) | 2013-11-13 | 2013-11-13 | 반도체 패키지 구조물 및 그 제작 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201528460A TW201528460A (zh) | 2015-07-16 |
TWI536519B true TWI536519B (zh) | 2016-06-01 |
Family
ID=53051622
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW103139354A TWI536519B (zh) | 2013-11-13 | 2014-11-13 | 半導體封裝結構以及其製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20150130054A1 (zh) |
KR (1) | KR101631934B1 (zh) |
TW (1) | TWI536519B (zh) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
KR101128063B1 (ko) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | 캡슐화 층의 표면에 와이어 본드를 구비하는 패키지 적층형 어셈블리 |
US8836136B2 (en) | 2011-10-17 | 2014-09-16 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9379074B2 (en) * | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
CN105206597A (zh) * | 2015-08-11 | 2015-12-30 | 蔡亲佳 | 带有ubm结构的载板级嵌入式封装结构及其制作方法 |
CN107924899B (zh) * | 2015-08-27 | 2023-05-02 | 英特尔公司 | 多管芯封装 |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10332854B2 (en) * | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US9922964B1 (en) * | 2016-09-19 | 2018-03-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure with dummy die |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US10304697B2 (en) * | 2017-10-05 | 2019-05-28 | Amkor Technology, Inc. | Electronic device with top side pin array and manufacturing method thereof |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7061084B2 (en) * | 2000-02-29 | 2006-06-13 | Advanced Semiconductor Engineering, Inc. | Lead-bond type chip package and manufacturing method thereof |
US6930256B1 (en) * | 2002-05-01 | 2005-08-16 | Amkor Technology, Inc. | Integrated circuit substrate having laser-embedded conductive patterns and method therefor |
WO2003021668A1 (fr) * | 2001-08-31 | 2003-03-13 | Hitachi Chemical Co.,Ltd. | Tableau de connexions, dispositif a semi-conducteur et leur procede de production |
US7633765B1 (en) * | 2004-03-23 | 2009-12-15 | Amkor Technology, Inc. | Semiconductor package including a top-surface metal layer for implementing circuit features |
DE10360708B4 (de) * | 2003-12-19 | 2008-04-10 | Infineon Technologies Ag | Halbleitermodul mit einem Halbleiterstapel, Umverdrahtungsplatte, und Verfahren zur Herstellung derselben |
JP2006173232A (ja) * | 2004-12-14 | 2006-06-29 | Casio Comput Co Ltd | 半導体装置およびその製造方法 |
US7898093B1 (en) * | 2006-11-02 | 2011-03-01 | Amkor Technology, Inc. | Exposed die overmolded flip chip package and fabrication method |
US7550857B1 (en) * | 2006-11-16 | 2009-06-23 | Amkor Technology, Inc. | Stacked redistribution layer (RDL) die assembly package |
US7847382B2 (en) * | 2009-03-26 | 2010-12-07 | Stats Chippac Ltd. | Integrated circuit packaging system with package stacking and method of manufacture thereof |
US7923290B2 (en) * | 2009-03-27 | 2011-04-12 | Stats Chippac Ltd. | Integrated circuit packaging system having dual sided connection and method of manufacture thereof |
US8263434B2 (en) * | 2009-07-31 | 2012-09-11 | Stats Chippac, Ltd. | Semiconductor device and method of mounting die with TSV in cavity of substrate for electrical interconnect of Fi-PoP |
US8541872B2 (en) * | 2010-06-02 | 2013-09-24 | Stats Chippac Ltd. | Integrated circuit package system with package stacking and method of manufacture thereof |
US8217502B2 (en) * | 2010-06-08 | 2012-07-10 | Stats Chippac Ltd. | Integrated circuit packaging system with multipart conductive pillars and method of manufacture thereof |
US8895440B2 (en) * | 2010-08-06 | 2014-11-25 | Stats Chippac, Ltd. | Semiconductor die and method of forming Fo-WLCSP vertical interconnect using TSV and TMV |
US8097490B1 (en) * | 2010-08-27 | 2012-01-17 | Stats Chippac, Ltd. | Semiconductor device and method of forming stepped interconnect layer for stacked semiconductor die |
KR101238213B1 (ko) * | 2011-01-31 | 2013-03-04 | 하나 마이크론(주) | 적층형 반도체 패키지 및 이의 제조 방법 |
KR20120089150A (ko) | 2011-02-01 | 2012-08-09 | 삼성전자주식회사 | 패키지 온 패키지 |
KR101261482B1 (ko) * | 2011-08-03 | 2013-05-10 | 하나 마이크론(주) | 반도체 적층 패키지 및 이를 제조하는 제조 방법 |
-
2013
- 2013-11-13 KR KR1020130137778A patent/KR101631934B1/ko active IP Right Grant
-
2014
- 2014-11-11 US US14/538,018 patent/US20150130054A1/en not_active Abandoned
- 2014-11-13 TW TW103139354A patent/TWI536519B/zh active
Also Published As
Publication number | Publication date |
---|---|
US20150130054A1 (en) | 2015-05-14 |
TW201528460A (zh) | 2015-07-16 |
KR20150055673A (ko) | 2015-05-22 |
KR101631934B1 (ko) | 2016-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI536519B (zh) | 半導體封裝結構以及其製造方法 | |
TWI559419B (zh) | 使用模封互連基板製程之柱頂互連(pti)型態半導體封裝構造及其製造方法 | |
US9368474B2 (en) | Manufacturing method for semiconductor device | |
EP2965353B1 (en) | A substrate-less interposer | |
US9236348B2 (en) | Ultrathin buried die module and method of manufacturing thereof | |
KR101690549B1 (ko) | 내장 칩 패키지 | |
US8896116B2 (en) | Microelectronic package and method of manufacturing same | |
US8575763B2 (en) | Semiconductor device and method of manufacturing the same | |
JP5942823B2 (ja) | 電子部品装置の製造方法、電子部品装置及び電子装置 | |
WO2017049928A1 (zh) | 一种芯片封装结构及封装方法 | |
US9911718B2 (en) | ‘RDL-First’ packaged microelectronic device for a package-on-package device | |
TWI636545B (zh) | 半導體裝置 | |
TWI754839B (zh) | 封裝結構及其形成方法 | |
TWI628757B (zh) | 終極薄扇出型晶片封裝構造及其製造方法 | |
US10297552B2 (en) | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects | |
US9029199B2 (en) | Method for manufacturing semiconductor device | |
US9613910B2 (en) | Anti-fuse on and/or in package | |
CN112397474B (zh) | 电子封装件及其组合式基板与制法 | |
US20130214427A1 (en) | Semiconductor device having plural semiconductor chips stacked with each other | |
CN109786274B (zh) | 半导体器件及其制造方法 | |
TW201724423A (zh) | 扇出型封裝堆疊構造與方法 | |
TWI622143B (zh) | 電子封裝件及其製法 | |
KR20150131130A (ko) | 반도체 장치 및 그 제조 방법 | |
US20050258536A1 (en) | Chip heat sink device and method | |
KR101494411B1 (ko) | 반도체패키지 및 이의 제조방법 |