TWI531009B - Oxide-type semiconductor material and sputtering target - Google Patents

Oxide-type semiconductor material and sputtering target Download PDF

Info

Publication number
TWI531009B
TWI531009B TW101112966A TW101112966A TWI531009B TW I531009 B TWI531009 B TW I531009B TW 101112966 A TW101112966 A TW 101112966A TW 101112966 A TW101112966 A TW 101112966A TW I531009 B TWI531009 B TW I531009B
Authority
TW
Taiwan
Prior art keywords
oxide
dopant
semiconductor material
tft
type semiconductor
Prior art date
Application number
TW101112966A
Other languages
Chinese (zh)
Other versions
TW201250865A (en
Inventor
德地成紀
石井林太郎
附田龍馬
久保田高史
高橋廣己
Original Assignee
三井金屬鑛業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三井金屬鑛業股份有限公司 filed Critical 三井金屬鑛業股份有限公司
Publication of TW201250865A publication Critical patent/TW201250865A/en
Application granted granted Critical
Publication of TWI531009B publication Critical patent/TWI531009B/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C01INORGANIC CHEMISTRY
    • C01GCOMPOUNDS CONTAINING METALS NOT COVERED BY SUBCLASSES C01D OR C01F
    • C01G19/00Compounds of tin
    • CCHEMISTRY; METALLURGY
    • C01INORGANIC CHEMISTRY
    • C01GCOMPOUNDS CONTAINING METALS NOT COVERED BY SUBCLASSES C01D OR C01F
    • C01G19/00Compounds of tin
    • C01G19/006Compounds containing, besides tin, two or more other elements, with the exception of oxygen or hydrogen
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/08Oxides
    • C23C14/086Oxides of zinc, germanium, cadmium, indium, tin, thallium or bismuth
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • C23C14/3407Cathode assembly for sputtering apparatus, e.g. Target
    • C23C14/3414Metallurgical or chemical aspects of target preparation, e.g. casting, powder metallurgy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02551Group 12/16 materials
    • H01L21/02554Oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02565Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/0257Doping during depositing
    • H01L21/02573Conductivity type
    • H01L21/02581Transition metal or rare earth elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02631Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • CCHEMISTRY; METALLURGY
    • C01INORGANIC CHEMISTRY
    • C01PINDEXING SCHEME RELATING TO STRUCTURAL AND PHYSICAL ASPECTS OF SOLID INORGANIC COMPOUNDS
    • C01P2002/00Crystal-structural characteristics
    • C01P2002/50Solid solutions
    • C01P2002/52Solid solutions containing elements as dopants
    • CCHEMISTRY; METALLURGY
    • C01INORGANIC CHEMISTRY
    • C01PINDEXING SCHEME RELATING TO STRUCTURAL AND PHYSICAL ASPECTS OF SOLID INORGANIC COMPOUNDS
    • C01P2006/00Physical properties of inorganic compounds
    • C01P2006/40Electric properties

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Organic Chemistry (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Inorganic Chemistry (AREA)
  • Metallurgy (AREA)
  • Mechanical Engineering (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Ceramic Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Physical Vapour Deposition (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)

Description

氧化物型半導體材料及濺鍍靶 Oxide semiconductor materials and sputtering targets

本發明係有關於用以形成構成液晶顯示器等顯示裝置之半導體元件之半導體材料,特別係有關於含有Zn氧化物與Sn氧化物之氧化物型半導體材料。 The present invention relates to a semiconductor material for forming a semiconductor element constituting a display device such as a liquid crystal display, and more particularly to an oxide type semiconductor material containing a Zn oxide and a Sn oxide.

近年來,以液晶顯示器為代表的薄型電視等顯示裝置明顯有生產量增加、大畫面化的傾向。而作為該等顯示裝置,使用薄膜電晶體(Thin Film Transistor,以下略稱為TFT)作為轉換元件(switching device)之主動矩陣型(active matrix type)液晶顯示器正在廣範普及。 In recent years, display devices such as thin televisions, which are represented by liquid crystal displays, tend to have an increase in production volume and a large screen. As such display devices, an active matrix type liquid crystal display using a thin film transistor (hereinafter abbreviated as TFT) as a switching device is widely spread.

以此種TFT作為轉換元件的顯示裝置,係使用氧化物型半導體材料作為其構成材料。而透明氧化物半導體材料之一的IGZO(In-Ga-Zn-O系氧化物)正作為該氧化物型半導體材料受到注目(請參見專利文獻1)。由於該IGZO有僅次於傳統使用之多晶矽(silicon)之高載體移動性(carrier mobility),而如非晶矽(a-Si;amorphous silicon)般TFT特性之特性變動小,故作為今後有前景之半導體材料而開始被廣泛利用。 A display device using such a TFT as a conversion element uses an oxide semiconductor material as its constituent material. IGZO (In-Ga-Zn-O-based oxide), which is one of the transparent oxide semiconductor materials, is attracting attention as the oxide-type semiconductor material (see Patent Document 1). Since the IGZO has a high carrier mobility which is second only to the conventionally used polysilicon, and the characteristic variation of the characteristics of the TFT such as amorphous silicon (a-Si) is small, it is promising as a future. The semiconductor materials have begun to be widely used.

然而,薄型電視等液晶顯示器之顯示方式正發生改變。具體而言,除了平面顯示(2D)以外,係提供可立體顯示(3D)之液晶顯示器。該立體顯示(3D)型之液晶顯示器係利用轉換液晶,而藉由調控使顯示畫面之左右側可看見不同之影像而達成。因此,為了此種立體顯示型液晶顯示器, 正尋求可以達成回應速度更為高速之轉換元件。 However, the display mode of liquid crystal displays such as thin televisions is changing. Specifically, in addition to the flat display (2D), a stereoscopic display (3D) liquid crystal display is provided. The stereoscopic display (3D) type liquid crystal display is realized by switching liquid crystals by adjusting the left and right sides of the display screen to different images. Therefore, for such a stereoscopic display type liquid crystal display, A conversion component that can achieve a higher speed of response is being sought.

為了對應此種液晶顯示器之顯示方式的變化,正在進行多種如IGZO之氧化物型半導體材料之開發。對高反應速度之TFT而言,高載體移動性係為重要。舉例而言,IGZO之載體移動性係比a-Si大上1到2位數,其載體移動度為5至10cm2/Vs左右。因此,雖然該IGZO即可使用作為立體顯示型液晶顯示器的轉換元件之TFT構成材料,但為了達成更高規格(high spec)之液晶顯示器,而正尋求能夠達成更高反應速度之TFT構成材料。 In order to respond to changes in the display mode of such a liquid crystal display, development of various oxide-type semiconductor materials such as IGZO is underway. For high response speed TFTs, high carrier mobility is important. For example, the carrier mobility of IGZO is 1 to 2 digits larger than a-Si, and the carrier mobility is about 5 to 10 cm 2 /Vs. Therefore, although the IGZO can use a TFT constituent material as a conversion element of a stereoscopic display type liquid crystal display, in order to achieve a high-spectrum liquid crystal display, a TFT constituent material capable of achieving a higher reaction speed is being sought.

再者,此種IGZO係被指摘因為在形成TFT時需進行350℃以上的退火處理(annealing treatment),故難以利用於如採用可撓性基板等的有機EL面板或電子紙(electronic paper)般無法高溫熱處理的顯示裝置。 In addition, since such an IGZO is referred to as an annealing treatment at 350 ° C or higher in forming a TFT, it is difficult to use it in an organic EL panel or an electronic paper such as a flexible substrate. A display device that cannot be heat treated at a high temperature.

更進一步地就資源問題和對人體及環境的影響而言,係尋求不使用In或Ga之氧化物型半導體材料,就此點而言,亦需開發IGZO的替代材料。 Further, in terms of resource issues and impact on the human body and the environment, it is sought to use an oxide semiconductor material that does not use In or Ga. In this regard, it is also necessary to develop an alternative material for IGZO.

作為該IGZO的替代材料,舉例而言,已揭示有含Zn氧化物與Sn氧化物之氧化物型半導體材料(ZTO:Zn-Sn-O系氧化物)(專利文獻2、專利文獻3、專利文獻4)。該等先前技術之ZTO,雖然係為了達成高載體移動性而開發,卻未檢討TFT形成時之熱處理溫度,而未釐清對於有機EL面板或電子紙等之可適用性。因此,現狀為仍尋求著更進一步改善作為IGZO的替代材料之ZTO。 As an alternative material to the IGZO, for example, an oxide-type semiconductor material (ZTO: Zn-Sn-O-based oxide) containing a Zn oxide and a Sn oxide has been disclosed (Patent Document 2, Patent Document 3, and Patent) Document 4). Although the prior art ZTO was developed to achieve high carrier mobility, the heat treatment temperature at the time of TFT formation was not examined, and the applicability to an organic EL panel or electronic paper was not clarified. Therefore, the status quo is still seeking to further improve the ZTO as an alternative to IGZO.

[先前技術文獻] [Previous Technical Literature] [專利文獻] [Patent Literature]

[專利文獻1]日本發明專利第4164562號說明書 [Patent Document 1] Japanese Invention Patent No. 4164562

[專利文獻2]日本特開2009-123957號公報 [Patent Document 2] Japanese Patent Laid-Open Publication No. 2009-123957

[專利文獻3]日本特開2010-37161號公報 [Patent Document 3] Japanese Patent Laid-Open Publication No. 2010-37161

[專利文獻4]日本特開2010-248547號公報 [Patent Document 4] Japanese Patent Laid-Open Publication No. 2010-248547

本發明係以上揭之狀況為背景,目的為提供一種含Zn氧化物及Sn氧化物之氧化物型半導體材料(ZTO:Zn-Sn-O系氧化物),以作為IGZO的替代材料,其係具有與IGZO同等或以上之10cm2/Vs左右之高載體移動性,並且不需要300℃以上高溫熱處理者。 The present invention is based on the above circumstances, and aims to provide an oxide-type semiconductor material (ZTO: Zn-Sn-O-based oxide) containing Zn oxide and Sn oxide as an alternative material for IGZO. It has a high carrier mobility of about 10 cm 2 /Vs equal to or higher than IGZO, and does not require a heat treatment at a high temperature of 300 ° C or higher.

為了解決上述課題,本發明之發明者等,對含有Zn氧化物及Sn氧化物之氧化物型半導體材料中所含有之摻雜劑(dopant)進行種種檢討,發現在摻雜某些特定元素時,即可製作出具有高載體移動性而不需高溫熱處理亦可驅動之TFT的ZTO膜 In order to solve the problem, the inventors of the present invention have conducted various reviews on dopants contained in an oxide-type semiconductor material containing Zn oxide and Sn oxide, and found that when doping certain specific elements , can produce a ZTO film with high carrier mobility without the need for high temperature heat treatment to drive the TFT

本發明之特徵係含有Zn氧化物及Sn氧化物之氧化物型半導體材料,並含有Mg(鎂)、Ca(鈣)、La(鑭)、Y(釔)中之任一種以上作為摻雜劑,該摻雜劑之含量係相對於作為金屬元素之Zn(鋅)、Sn(錫)、摻雜劑之各原子數的合計之摻雜劑之原子比為0.09以下。 The present invention is characterized in that it contains an oxide type semiconductor material of Zn oxide and Sn oxide, and contains at least one of Mg (magnesium), Ca (calcium), La (yttrium), and Y (yttrium) as a dopant. The atomic ratio of the dopant to the total of the number of atoms of Zn (zinc), Sn (tin), and dopant as the metal element is 0.09 or less.

只要是本發明之氧化物型半導體材料,即為載體移動 性與IGZO同等或以上者,可達成10cm2/Vs左右之載體移動性,並可藉由250℃以下之熱處理形成TFT等轉換元件。此外,因為不含In、Ga,故既無資源方面的問題,亦減少對人體和環境的影響。 As long as it is an oxide-type semiconductor material of the present invention, that is, a carrier mobility is equal to or higher than that of IGZO, carrier mobility of about 10 cm 2 /Vs can be achieved, and a conversion element such as a TFT can be formed by heat treatment at 250 ° C or lower. In addition, since there is no In and Ga, there is no resource problem and the impact on the human body and the environment is reduced.

本發明之氧化物型半導體材料之摻雜劑,可用Mg、Ca、La、Y中之任一者,或是該等之組合。此外,該摻雜劑之含量,為相對於金屬元素Zn、Sn、摻雜劑之各原子數合計與摻雜劑之原子比為0.09以下。具體而言,在設金屬元素Zn之原子數為x,Sn之原子數為y、摻雜劑之原子數為z時,係以成為z/(x+y+z)≦0.09之方式含有摻雜劑。若該原子比超過0.09,則氧化物型半導體材料之電阻值會增大,而無法得到半導體特性。當原子比為0.09以下時,因為載體密度未達1×1018 cm-3,故可達成與350℃熱處理後之IGZO膜同等以下之載體密度。摻雜劑含量之下限值,只要是可達成與IGZO同等以下之載體密度,且可藉由250℃以下之熱處理形成TFT等轉換元件,該數值即無限制。在本發明者等之檢討下,確認到例如為Mg之情形,即便摻雜劑之含量係原子比為0.0015,仍可採用作為本發明之氧化物型半導體材料。此外,為Mg之情形,較佳為摻雜劑之含量係原子比未達0.01。未達0.01時,易於達成良好之TFT特性。更進一步而言,較理想為在摻雜劑為Ca時,該摻雜劑之含量係原子比未達0.074,摻雜劑為La時,該摻雜劑之含量係原子比未達0.027,摻雜劑為Y時,該摻雜劑之含量係原子比為未達0.038。再者,確認到關於形成 元件時圖形化(patterning)之特性,比起無摻雜之ZTO膜,使用Mg作為摻雜劑者較為優異。 The dopant of the oxide-type semiconductor material of the present invention may be any one of Mg, Ca, La, Y, or a combination thereof. Further, the content of the dopant is a total atomic ratio of the metal element Zn, Sn, and the dopant to the dopant of 0.09 or less. Specifically, when the number of atoms of the metal element Zn is x, the number of atoms of Sn is y, and the number of atoms of the dopant is z, it is doped to be z/(x+y+z)≦0.09. Miscellaneous. If the atomic ratio exceeds 0.09, the resistance value of the oxide semiconductor material increases, and semiconductor characteristics cannot be obtained. When the atomic ratio is 0.09 or less, since the carrier density is less than 1 × 10 18 cm -3 , a carrier density equal to or lower than that of the IGZO film after heat treatment at 350 ° C can be achieved. The lower limit of the dopant content is not limited as long as it can achieve a carrier density equal to or lower than that of IGZO, and a conversion element such as a TFT can be formed by heat treatment at 250 ° C or lower. Under the review by the inventors of the present invention, it has been confirmed that, for example, in the case of Mg, even if the content of the dopant is 0.0015, the oxide semiconductor material of the present invention can be used. Further, in the case of Mg, it is preferred that the content of the dopant is not more than 0.01. When it is less than 0.01, it is easy to achieve good TFT characteristics. Further, it is preferable that when the dopant is Ca, the content of the dopant is less than 0.074, and when the dopant is La, the content of the dopant is less than 0.027, and the doping ratio is less than 0.027. When the dopant is Y, the dopant is contained in an atomic ratio of less than 0.038. Further, it was confirmed that the characteristics of patterning when forming an element were superior to those of the undoped ZTO film using Mg as a dopant.

本發明之氧化物型半導體材料,其中,Zn與Sn,設Zn之金屬元素原子數為A、Sn之金屬元素原子數為B時,較佳為含有A/(A+B)=0.4至0.8之比例,更佳為含有0.6至0.7之比例。當A/(A+B)未達0.4時,由於Sn的比率會變高,故在元件形成之際藉由蝕刻而將已成膜之薄膜圖形化時,以草酸系蝕刻液進行的蝕刻速率會變得極為緩慢,而不適於生產步驟。此外,當超過0.8時,由於Zn的比率會變高,故氧化物型半導體材料的對水之抗性會變低,在TFT元件形成時一般所使用之配線或半導體層之圖形化工程中,因阻劑之剝離液或純水洗淨的影響,使ZTO膜受到損傷,而無法達成原來的TFT元件特性,在某些情況下,ZTO膜會自基板溶解/脫落,而無法形成TFT元件。 In the oxide-type semiconductor material of the present invention, in the case where Zn and Sn have a metal element number of A and Sn of Zn, the atomic number of the metal element is B, preferably A/(A+B)=0.4 to 0.8. The ratio is preferably from 0.6 to 0.7. When A/(A+B) is less than 0.4, since the ratio of Sn becomes high, the etching rate of the oxalic acid-based etching liquid is formed when the film formed film is patterned by etching at the time of element formation. It will become extremely slow and not suitable for production steps. In addition, when it exceeds 0.8, since the ratio of Zn becomes high, the resistance to water of the oxide-type semiconductor material becomes low, and in the patterning process of the wiring or the semiconductor layer which is generally used in the formation of the TFT element, The ZTO film is damaged by the influence of the stripping solution of the resist or the washing of the pure water, and the original TFT element characteristics cannot be achieved. In some cases, the ZTO film is dissolved/shedded from the substrate, and the TFT element cannot be formed.

本發明中,可復含有Zr作為摻雜劑。Zr(鋯)亦可對本發明之氧化物型半導體材料之載體移動性之控制有所助益。本發明中,在使用Mg、Ca、La、Y中之任一種作為摻雜劑,或是組合該等使用,並復含有Zr時,Zr之含量較佳為令材料中所有的摻雜劑總計含量係原子比為0.09以下。此外,Zr之含量較佳為相對於構成氧化物型半導體材料之金屬元素Zn(鋅)、Sn(錫)、所含有之全部摻雜劑之各原子數合計,Zr之原子比為0.005以下。 In the present invention, Zr may be further contained as a dopant. Zr (zirconium) can also contribute to the control of the mobility of the carrier of the oxide-type semiconductor material of the present invention. In the present invention, when any one of Mg, Ca, La, Y is used as a dopant, or a combination thereof is used, and Zr is further contained, the content of Zr is preferably such that all the dopants in the material are total. The atomic ratio of the content is 0.09 or less. Further, the content of Zr is preferably a total of the atomic ratio of Zr to 0.005 or less with respect to the total number of atoms of the metal elements Zn (zinc), Sn (tin), and all the dopants constituting the oxide semiconductor material.

本發明之氧化物型半導體材料係非常有用於底閘極(bottom gate)型或頂閘極(top gate)型之薄膜電晶體。如 上揭所述,只要是本發明之氧化物型半導體材料,由於可達成與IGZO同等或以上之高載體移動性,可使用250℃以下之低溫熱處理,故適合於要求高反應速度之立體顯示型液晶顯示器,亦可適用於利用可撓性基板之有機EL面板或電子紙等轉換元件之形成。 The oxide-type semiconductor material of the present invention is very useful for a thin film transistor of a bottom gate type or a top gate type. Such as As described above, as long as the oxide-type semiconductor material of the present invention can achieve high carrier mobility equivalent to or higher than IGZO, low-temperature heat treatment at 250 ° C or lower can be used, so that it is suitable for a stereoscopic display type requiring high reaction speed. The liquid crystal display can also be applied to the formation of a conversion element such as an organic EL panel or an electronic paper using a flexible substrate.

藉由本發明之氧化物半導體材料形成轉換元件時,利用該氧化物型半導體材料所形成之薄膜係為有利,較佳為使用濺鍍法進行該薄膜之成膜。 When a conversion element is formed by the oxide semiconductor material of the present invention, it is advantageous to form a thin film formed of the oxide semiconductor material, and it is preferable to form a thin film by sputtering.

此外,藉由該濺鍍法進行本發明之氧化物型半導體材料薄膜之成膜時,較佳為使用摻雜劑之含量係相對於作為金屬元素之Zn、Sn、摻雜劑之各原子數合計之摻雜劑之原子比為0.09以下之濺鍍靶。此外,在設Zn之金屬元素原子數為A,Sn之金屬元素原子數為B時,較佳為以A/(A+B)=0.4至0.8比例含有Zn與Sn之合金靶。於此情形下,在濺鍍成膜時,可用直流電源、高頻電源或脈衝式直流電源(Pulse DC Power)。尤其是使用合金靶時,因為可使用脈衝式直流電源以抑制在靶表面發生之凸起(nodule)或表面高電阻層之形成,而安定地進行成膜,故為適於量產工程者。 Further, when the film of the oxide-type semiconductor material of the present invention is formed by the sputtering method, it is preferable to use a dopant content in relation to the number of atoms of Zn, Sn, and a dopant as a metal element. The total atomic ratio of the dopant is a sputtering target of 0.09 or less. Further, when the number of atoms of the metal element of Zn is A and the number of atoms of the metal element of Sn is B, it is preferable to contain an alloy target of Zn and Sn in a ratio of A/(A+B)=0.4 to 0.8. In this case, a DC power source, a high frequency power source, or a pulsed DC power source (Pulse DC Power) may be used in the sputtering film formation. In particular, when an alloy target is used, since a pulsed DC power source can be used to suppress the formation of a nodule or a surface high-resistance layer which is generated on the surface of the target, and film formation is carried out stably, it is suitable for mass production engineers.

於本發明之氧化物型半導體材料中,復含有Zr作為摻雜劑時,較佳為使用Mg、Ca、La、Y中之任一種以上,又復含有指定量之Zr之濺鍍靶。於準備此種濺鍍靶時,係以可使目的組成之氧化物型半導體材料成膜之方式,藉由將Zn氧化物與Sn氧化物、Mg、Ca、La、Y中之任一種以 上之氧化物,與Zr氧化物混合、燒結而製造。此外,Zn氧化物與Sn氧化物、Mg、Ca、La、Y中之任一種以上之氧化物,可藉由使用以ZrO2製磨球作為研磨介質(media)之乾式球磨機(dry type ball mill)進行混合處理,而復含有Zr。藉由此乾式球磨機,雖然可將Zr作為摻雜劑混入,但考量到氧化物型半導體材料之均勻性,較理想者宜為混合Zr氧化物者。 In the oxide-type semiconductor material of the present invention, when Zr is contained as a dopant, it is preferable to use a sputtering target having a predetermined amount of Zr in addition to any one of Mg, Ca, La, and Y. When preparing such a sputtering target, any one of Zn oxide, Sn oxide, Mg, Ca, La, and Y is formed by forming an oxide semiconductor material having a desired composition. The oxide is produced by mixing and sintering with Zr oxide. Further, an oxide of any one or more of Zn oxide and Sn oxide, Mg, Ca, La, and Y may be a dry type ball mill using a grinding ball made of ZrO 2 as a grinding medium. The mixture is treated to contain Zr. With this dry ball mill, although Zr can be mixed as a dopant, it is preferable to consider the uniformity of the oxide semiconductor material, and it is preferable to mix Zr oxide.

使用本發明之氧化物型半導體材料進行元件形成時,雖可藉由上述之濺鍍法成膜,但亦可適用其他之脈衝雷射蒸鍍法等濺鍍以外的成膜法。此外,藉由塗佈溶劑中分散有半導體材料之奈米粒子之分散劑的方法,或藉由噴墨(inject)法形成回路者,亦可形成使用本發明之氧化物型半導體材料之元件。 When the device is formed by using the oxide-type semiconductor material of the present invention, the film formation by the above-described sputtering method can be applied, but a film formation method other than sputtering such as pulsed laser deposition can be applied. Further, an element using the oxide-type semiconductor material of the present invention may be formed by a method of dispersing a dispersing agent of a nanoparticle of a semiconductor material in a solvent or by forming a circuit by an inkjet method.

依據本發明之氧化物型半導體材料,可達成與IGZO同等或以上之載體移動性,並可以250℃以下之低溫熱處理形成TFT等轉換元件。此外,因為不含有In、Ga,故無資源方面的問題,亦可減低對人體和環境的影響。 According to the oxide-type semiconductor material of the present invention, carrier mobility equivalent to or higher than that of IGZO can be achieved, and a conversion element such as a TFT can be formed by low-temperature heat treatment at 250 ° C or lower. In addition, since it does not contain In and Ga, there is no problem in terms of resources, and the impact on the human body and the environment can be reduced.

(實施例) (Example)

以下,說明本發明之實施形態。 Hereinafter, embodiments of the present invention will be described.

第一實施形態:此第一實施形態係說明使用Mg作為摻雜劑之情形。 First Embodiment: This first embodiment describes a case where Mg is used as a dopant.

首先,說明該第一實施形態之氧化物型半導體材料之 濺鍍靶之製作。 First, the oxide semiconductor material of the first embodiment will be described. The production of a sputtering target.

靶之製作:分別稱量指定量之在大氣環境中以500℃預燒(calcination)之ZnO粉、在大氣環境中以1050℃預燒之SnO2粉、以及未預燒之MgO粉,將之投入至樹脂製釜(resin pot)(容量4L)中後以球磨機混合。該球磨機係以旋轉數130 rpm、混合時間12小時進行混合。之後,將混合粉以網目500μm、線徑315μm之篩子進行篩分。將已去除粗顆粒之篩下之混合粉填充至ψ 100mm碳製壓模中,藉由熱壓製作燒結體。熱壓條件係設為於Ar氣體流量3L/分鐘、9.4 MPa加壓下,升溫至1050℃後,在25 MPa加壓下保持90分鐘,使之自然冷卻後取出燒結體。以上揭之順序,形成用以形成具表1表示各原子比之薄膜的燒結體靶。 Preparation of target: Weigh a specified amount of ZnO powder calcined at 500 ° C in the atmosphere, SnO 2 powder calcined at 1050 ° C in the atmosphere, and MgO powder without calcination. The mixture was placed in a resin pot (capacity 4 L) and mixed in a ball mill. The ball mill was mixed at a number of revolutions of 130 rpm and a mixing time of 12 hours. Thereafter, the mixed powder was sieved with a sieve having a mesh size of 500 μm and a wire diameter of 315 μm. The mixed powder of the sieve having the removed coarse particles was filled in a ψ100 mm carbon press, and a sintered body was produced by hot pressing. The hot pressing conditions were carried out under a pressure of 3 L/min of Ar gas and a pressure of 9.4 MPa, and the temperature was raised to 1050 ° C, and then held under a pressure of 25 MPa for 90 minutes to be naturally cooled, and then the sintered body was taken out. In the order disclosed above, a sintered body target for forming a film having the atomic ratio of each atom shown in Table 1 was formed.

接下來,說明藉由使用所製作之燒結體靶進行濺鍍之成膜方法,以及該膜之評估。使用市售之單片濺鍍(single wafer sputtering)裝置(Tokki股份有限公司製:SML-464)進行成膜。設濺鍍條件為極限真空度為1×10-5Pa,使用Ar/O2混合氣體作為濺鍍氣體,設定濺鍍氣壓為0.4Pa,氧分壓為0.01Pa,於室溫(25℃)的玻璃基板(Nippon Electric Glass股份有限公司製:OA-10)上,以150W的直流濺鍍(DC sputtering),進行成膜為約100nm厚之膜。 Next, a film formation method by sputtering using the produced sintered body target, and evaluation of the film will be described. Film formation was carried out using a commercially available single wafer sputtering apparatus (manufactured by Tokki Co., Ltd.: SML-464). The sputtering condition is that the ultimate vacuum is 1×10 -5 Pa, and the Ar/O 2 mixed gas is used as the sputtering gas, and the sputtering gas pressure is set to 0.4 Pa, and the oxygen partial pressure is 0.01 Pa at room temperature (25 ° C). A glass substrate (manufactured by Nippon Electric Glass Co., Ltd.: OA-10) was formed into a film having a thickness of about 100 nm by DC sputtering at 150 W.

該成膜之膜之組成,係使用ICP(感應耦合電漿;Inductively Coupled Plasma)發光分光分析裝置(SII Nanotechnology股份有限公司製:Vista Pro)進行分析。表1中,係由Zn、Sn、Mg之測定值計算Zn/(Zn+Sn)及 Mg/(Zn+Sn+Mg)之原子比之值,並記載之。此外,使用於薄膜電晶體(TFT)等元件時,該氧化物型半導體材料之組成,可藉由切下元件,並利用穿透式電子顕微鏡(TEM)等觀察該元件之剖面,而可鑑別氧化物型半導體材料層,並可藉由EDX分析該部分而進行判定。 The composition of the film to be formed was analyzed by using an ICP (Inductively Coupled Plasma) luminescence spectroscopic analyzer (manufactured by SII Nanotechnology Co., Ltd.: Vista Pro). In Table 1, Zn/(Zn+Sn) is calculated from the measured values of Zn, Sn, and Mg. The atomic ratio of Mg/(Zn+Sn+Mg) is described. Further, when used for a thin film transistor (TFT) or the like, the composition of the oxide type semiconductor material can be identified by cutting the element and observing the cross section of the element by using a transmission electron micromirror (TEM) or the like. An oxide-type semiconductor material layer can be determined by analyzing the portion by EDX.

接下來,將已成膜之各試料在大氣環境中,於200℃、300℃退火處理1小時,並分別進行霍爾效應(Hall effect)之測定,求得各試料之比電阻值、載體移動性、載體密度。該霍爾效應之測定係藉由市售之霍爾效應測定裝置(Nanometrics Japan股份有限公司製:HL5500PC),使用裁切為10mm×10mm見方之各試料進行。各試料之比電阻值、載體移動性、載體密度之結果係示於表1。 Next, each sample which has been formed into a film was annealed at 200 ° C and 300 ° C for 1 hour in an atmospheric environment, and Hall effect was measured, and the specific resistance value and carrier movement of each sample were determined. Sex, carrier density. The measurement of the Hall effect was carried out by using a commercially available Hall effect measuring apparatus (manufactured by Nanometrics Japan Co., Ltd.: HL5500PC) using each sample cut into 10 mm × 10 mm square. The results of the specific resistance value, carrier mobility, and carrier density of each sample are shown in Table 1.

TFT評估:以上述之膜作為通道層(channel layer),使用金屬遮罩製作薄膜電晶體(TFT)。第1圖係表示所形成之TFT元件之剖面示意圖(第1(A)圖)及平面尺寸示意圖(第1(B)圖)。如第1(A)圖所示,TFT之形成,係首先在玻璃基板10上將作為閘極電極20之Al合金(厚度2000Å)進行成膜。在此,係進行濺鍍氣壓為0.4 Pa,輸入功率為1000 W之直流濺鍍。接下來進行作為閘極絕緣膜30之SiNx膜(厚度3000Å)之成膜。在此,成膜係藉由電漿化學蒸氣沈積(plasmaCVD;Plasma Chemical Vapor Deposition)裝置(samco公司製:PD-2202L)進行,而於基板溫度為350℃,輸入功率為250W之電漿CVD下進行。使原料氣體的流量為SiH4:NH3:N2=100 cc:10 cc:200 cc。接著,形 成上述之ZTO-MgO膜(厚度300Å)作為通道層40。在此,係進行濺鍍氣壓為0.4Pa,輸入功率150W之直流濺鍍。通道的W/L為22。最後以ITO成膜為源極電極50(厚度2000Å)與汲極電極51(厚度2000Å)之膜。在此,係進行濺鍍氣壓為0.4Pa,輸入功率600W之直流濺鍍。如此方式所製作之TFT之元件尺寸,係如第1(B)圖所示。第1(B)圖之各長度的數值單位為毫米(mm)。 TFT evaluation: Using the above film as a channel layer, a thin film transistor (TFT) was fabricated using a metal mask. Fig. 1 is a schematic cross-sectional view showing a TFT element formed (Fig. 1(A)) and a plan view of a plane (Fig. 1(B)). As shown in Fig. 1(A), the formation of the TFT is first performed by forming an Al alloy (thickness 2000 Å) as the gate electrode 20 on the glass substrate 10. Here, DC sputtering is performed at a sputtering pressure of 0.4 Pa and an input power of 1000 W. Next, a film of a SiNx film (thickness: 3000 Å) as the gate insulating film 30 is formed. Here, the film formation was carried out by a plasma chemical vapor deposition (plasma CVD) apparatus (manufactured by Samco Co., Ltd.: PD-2202L), and at a substrate temperature of 350 ° C and an input power of 250 W under plasma CVD. get on. The flow rate of the material gas was SiH 4 : NH 3 : N 2 = 100 cc: 10 cc: 200 cc. Next, the above-described ZTO-MgO film (thickness: 300 Å) was formed as the channel layer 40. Here, DC sputtering was performed at a sputtering pressure of 0.4 Pa and an input power of 150 W. The channel has a W/L of 22. Finally, a film of ITO was used as a film of the source electrode 50 (thickness 2000 Å) and the drain electrode 51 (thickness 2000 Å). Here, DC sputtering was performed at a sputtering pressure of 0.4 Pa and an input power of 600 W. The element size of the TFT fabricated in this manner is as shown in Fig. 1(B). The numerical unit of each length of the first (B) diagram is millimeter (mm).

所製作之TFT之轉移特性(Transfer characteristic)係藉由半導體分析裝置(Agilent Technologies公司製Semiconductor Device Analyzer B1500A)予以測定。測定時施加之汲極電壓(Vds)為1至5V,閘極電壓(Vgs)之測定範圍為-10至20V。TFT轉移特性之測定結果係示於第2圖及第3圖中。第2圖為表示於Zn/(Zn+Sn)=0.66,Mg/(Zn+Sn+Mg)=0.015之情形(實施例5,熱處理溫度200℃)之TFT特性,第3圖為表示於Zn/(Zn+Sn)=0.62,未添加Mg摻雜劑之情形(比較例4,熱處理溫度200℃)之TFT特性。此外,第2圖及第3圖中,縱軸左側為汲極電流:係Ids(A)值之對數軸,縱軸右側為以小數點表示之√Ids值軸。 The transfer characteristic of the produced TFT was measured by a semiconductor analyzer (Semiconductor Device Analyzer B1500A, manufactured by Agilent Technologies, Inc.). The gate voltage (Vds) applied during the measurement is 1 to 5 V, and the gate voltage (Vgs) is measured in the range of -10 to 20V. The measurement results of the TFT transfer characteristics are shown in Figs. 2 and 3. Fig. 2 is a view showing TFT characteristics in the case of Zn/(Zn+Sn) = 0.66, Mg/(Zn + Sn + Mg) = 0.015 (Example 5, heat treatment temperature: 200 ° C), and Fig. 3 is a view showing Zn. / (Zn + Sn) = 0.62, TFT characteristics in the case where no Mg dopant was added (Comparative Example 4, heat treatment temperature: 200 ° C). In addition, in FIGS. 2 and 3, the left side of the vertical axis is the logarithmic current of the Ids (A) value, and the right side of the vertical axis is the √Id value axis represented by the decimal point.

如表1所示,得知若Mg含量係原子比為0.0015至0.079,則200℃熱處理後濺鍍膜的載體密度係落入1×1015cm-3以上,未達1×1018cm-3之範圍。而且,如第2圖所示,得知在Zn/(Zn+Sn)=0.66,Mg含量係原子比為0.015(Mg/(Zn+Sn+Mg):實施例6)時(載體密度4.75×1016 cm-3),其TFT特性為on/off比為5位數,表現出良好之TFT特性。以7個元件測定此TFT特性之結果,臨界電壓Vth(V)為5.88±1.94V,場效移動性μ(cm2/Vs)為5.84±0.5cm2/Vs,S值(V/dec)為1.07±0.5V/dec。另一方面,如第3圖所示,確認到在Zn/(Zn+Sn)=0.62,而未添加Mg摻雜劑之情形下(載體密度3.62×1018cm-3),其TFT特性係on/off比為2位數,該組成之ZTO膜係無法達到作為通道層之功能。此外,亦對於未添加Mg摻雜劑之元件以7個元件測定TFT特性,結果係其中5個元件為無法on/off之無off之元件,剩餘的2個元件,臨界電壓Vth(V)為-12.9±2.33V,場效移動性μ(cm2/Vs)為13.7±3.54cm2/Vs,S值(V/dec)為9.07±2.45V/dec。再者,場效移動性μ係形成TFT元件,而藉由測定TFT特性之結果得到之值,表1之載體移動性係藉由測定所成膜之膜的霍爾效應而得之值。此外,S值係表示電晶體特性之次臨界擺幅值(subthreshold swing value)。 As shown in Table 1, it is found that if the atomic ratio of Mg content is 0.0015 to 0.079, the carrier density of the sputtered film after heat treatment at 200 ° C falls below 1 × 10 15 cm -3 and does not reach 1 × 10 18 cm -3 . The scope. Further, as shown in Fig. 2, it was found that when Zn/(Zn+Sn) = 0.66 and the Mg content is atomic ratio of 0.015 (Mg / (Zn + Sn + Mg): Example 6) (carrier density 4.75 × 10 16 cm -3 ), the TFT characteristic has an on/off ratio of 5 digits, and exhibits good TFT characteristics. As a result of measuring the characteristics of the TFT by seven elements, the threshold voltage Vth(V) was 5.88±1.94V, the field effect mobility μ(cm 2 /Vs) was 5.84±0.5 cm 2 /Vs, and the S value (V/dec). It is 1.07±0.5V/dec. On the other hand, as shown in Fig. 3, it was confirmed that Zn/(Zn+Sn) = 0.62, and in the case where no Mg dopant was added (carrier density: 3.62 × 10 18 cm -3 ), the TFT characteristics were The on/off ratio is 2 digits, and the ZTO film system of this composition cannot function as a channel layer. In addition, the TFT characteristics were measured for seven elements without adding a Mg dopant. As a result, five of the elements were unoff components that could not be on/off, and the remaining two components had a threshold voltage Vth(V) of -12.9 ± 2.33 V, field effect mobility μ (cm 2 /Vs) was 13.7 ± 3.54 cm 2 /Vs, and S value (V / dec) was 9.07 ± 2.45 V / dec. Further, the field effect mobility μ is a value obtained by measuring the characteristics of the TFT by forming a TFT element, and the carrier mobility of Table 1 is obtained by measuring the Hall effect of the film formed. Further, the S value represents a subthreshold swing value of the transistor characteristics.

另外,如第4圖所示,確認到在Zn/(Zn+Sn)=0.66。Mg含量係原子比為0.009(Mg/(Zn+Sn+Mg):實施例5)的情況下,(載體密度5.90×1016cm-3),其TFT特性係on/off比為5位數,表現出良好之TFT特性。以7個元件測定此TFT特性之結果,臨界電壓Vth(V)為0.43±0.42V,場效移動性μ(cm2/Vs)為6.02±0.63cm2/Vs,S值(V/dec)為0.73±0.3V/dec。此外,亦對實施例8進行相同的TFT特性調查,測定所製作之7個元件中表現出特性之1個元件之結果, 臨界電壓Vth(V)為5.75V,場效移動性μ(cm2/Vs)為0.70cm2/Vs,S值(V/dec)為0.85V/dec。依據此TFT特性之結果,比較實施例5、實施例6、實施例8,得知實施例5(Mg含量係原子比為0.009(Mg/(Zn+Sn+Mg))之TFT係具有非常良好的TFT特性。 Further, as shown in Fig. 4, it was confirmed that Zn/(Zn + Sn) = 0.66. The Mg content is atomic ratio of 0.009 (Mg/(Zn+Sn+Mg): in the case of Example 5), (carrier density: 5.90 × 10 16 cm -3 ), and the TFT characteristic on/off ratio is 5 digits. , showing good TFT characteristics. As a result of measuring the characteristics of the TFT by seven elements, the threshold voltage Vth(V) was 0.43±0.42V, the field effect mobility μ(cm 2 /Vs) was 6.02±0.63 cm 2 /Vs, and the S value (V/dec). It is 0.73 ± 0.3V / dec. Further, the same TFT characteristic investigation was carried out in Example 8, and the result of measuring one element among the seven elements produced was measured. The threshold voltage Vth (V) was 5.75 V, and the field effect mobility μ (cm 2 ) /Vs) is 0.70 cm 2 /Vs, and the S value (V/dec) is 0.85 V/dec. Based on the results of this TFT characteristic, Comparative Example 5, Example 6, and Example 8 were found to have a very good TFT system of Example 5 (Mg content atomic ratio of 0.009 (Mg/(Zn+Sn+Mg)). TFT characteristics.

第二實施形態:此第二實施形態係說明使用Ca、La、Y作為摻雜劑之情形。 Second Embodiment: This second embodiment describes a case where Ca, La, and Y are used as dopants.

使用該等摻雜劑之靶,係以與第一實施形態相同之方法製作,並以表2所示之組成進行成膜。由表2中Zn、Sn、摻雜劑(Ca、La、Y)之測定值,計算出Zn/(Zn+Sn)、以及摻雜劑/(Zn+Sn+摻雜劑)之原子比之值,並記載之。此外,成膜條件、比電阻值、載體移動性、載體密度之測定係與第一實施形態相同。該結果係示於表2。 The target using these dopants was produced in the same manner as in the first embodiment, and was formed into a film having the composition shown in Table 2. Calculate the atomic ratio of Zn/(Zn+Sn) and dopant/(Zn+Sn+ dopant) from the measured values of Zn, Sn, and dopant (Ca, La, Y) in Table 2. And record it. Further, the film formation conditions, the specific resistance value, the carrier mobility, and the carrier density were measured in the same manner as in the first embodiment. The results are shown in Table 2.

如表2所示,得知使用Ca、La、Y作為摻雜劑之ZTO膜,即便以200℃熱處理,比電阻值仍無實用上的問題,載體密度亦落入1015cm-3以上,未達1018cm-3之範圍。此外, 依據此組成之TFT特性,亦得到on/off比為5位數之良好結果。 As shown in Table 2, it is known that a ZTO film using Ca, La, and Y as a dopant has no practical problem in specific resistance even when heat-treated at 200 ° C, and the carrier density falls below 10 15 cm -3 . Not in the range of 10 18 cm -3 . Further, according to the TFT characteristics of this composition, a good result of an on/off ratio of 5 digits was also obtained.

此外,如第5圖所示,得知在Zn/(Zn+Sn)=0.66,Ca含量係原子比為0.003(Ca/(Zn+Sn+Ca):實施例12)之情形下(載體密度5.10×1016cm-3),其TFT特性係on/off比為5位數,表現出良好之TFT特性。以7個元件中的4個元件測定其TFT特性之結果,臨界電壓Vth(V)為1.99±0.83V、場效移動性μ(cm2/Vs)為5.20±0.72cm2/Vs,S值(V/dec)為0.55±0.08V/dec。 Further, as shown in Fig. 5, it is found that in the case where Zn/(Zn+Sn) = 0.66 and the Ca content is 0.003 (Ca/(Zn + Sn + Ca): Example 12) (carrier density) 5.10 × 10 16 cm -3 ), the TFT characteristics are on/off ratio of 5 digits, and exhibit good TFT characteristics. As a result of measuring the TFT characteristics of four of the seven elements, the threshold voltage Vth (V) was 1.99 ± 0.83 V, and the field effect mobility μ (cm 2 /Vs) was 5.20 ± 0.72 cm 2 /Vs, S value. (V/dec) is 0.55 ± 0.08 V / dec.

第三實施形態:此第三實施形態係說明使用Mg及Zr作為摻雜劑之情形。 Third Embodiment: This third embodiment describes a case where Mg and Zr are used as dopants.

該使用Mg與Zr作為摻雜劑之靶,係與第一實施形態之情形相同的方式,分別稱量指定量之在大氣環境中以500℃預燒之ZnO粉、在大氣環境中以1050℃預燒之SnO2粉、以及未預燒之MgO粉及ZrO2粉,並以球磨機進行混合(混合條件係與第一實施形態相同)。接下來,藉由篩分處理、熱壓而製作燒結體(篩分處理、熱壓條件係與第一實施形態相同)。接著,使用該燒結體為濺鍍靶,依表3所示之組成進行成膜。自表3中Zn、Sn、摻雜劑(Mg、Zr)之測定值計算出Zn/(Zn+Sn)、及(Mg+Zr)/(Zn+Sn+Zr+Mg)之原子比之值,並記載之。此外,成膜條件、比電阻值、載體移動性、載體密度之測定係與第一實施形態相同。該結果係示於表3。 The target of using Mg and Zr as a dopant is a method of weighing a specified amount of ZnO powder calcined at 500 ° C in an atmospheric environment at a temperature of 1050 ° C in the same manner as in the first embodiment. The calcined SnO 2 powder, the un-fired MgO powder and the ZrO 2 powder were mixed in a ball mill (mixing conditions were the same as in the first embodiment). Next, a sintered body is produced by sieving treatment and hot pressing (the sieving treatment and the hot pressing conditions are the same as in the first embodiment). Next, this sintered body was used as a sputtering target, and film formation was performed according to the composition shown in Table 3. Calculate the atomic ratio of Zn/(Zn+Sn) and (Mg+Zr)/(Zn+Sn+Zr+Mg) from the measured values of Zn, Sn, and dopant (Mg, Zr) in Table 3. And record it. Further, the film formation conditions, the specific resistance value, the carrier mobility, and the carrier density were measured in the same manner as in the first embodiment. The results are shown in Table 3.

如表3所示,得知使用Mg及Zr作為摻雜劑(其中,Mg摻雜劑之原子比(Mg/(Zn+Sn+Zr+Mg))為0.0000849,Zr摻雜劑之原子比(Zr/(Zn+Sn+Zr+Mg))為0.0012,因此總含量係原子比為0.0012849)之ZTO膜,即便以200℃熱處理,比電阻值在實用上係無問題,載體密度亦落入1015cm-3以上、未達1018cm-3之範圍。此外,依據此種組成之TFT特性亦得到on/off比為5位數以上之良好的結果。 As shown in Table 3, it was found that Mg and Zr were used as dopants (wherein the atomic ratio of Mg dopant (Mg/(Zn+Sn+Zr+Mg)) was 0.0000849, and the atomic ratio of the Zr dopant ( Zr/(Zn+Sn+Zr+Mg)) is 0.0012, so the ZTO film with a total atomic ratio of 0.0012849), even if heat treated at 200 °C, the specific resistance value is practically no problem, and the carrier density falls into 10 15 cm -3 or more, less than 10 18 cm -3 range. Further, according to the TFT characteristics of such a composition, a good result in which the on/off ratio is 5 bits or more is obtained.

此外,靶製造中,係藉由用ZrO2製磨球之乾式球磨進行混合處理,對氧化物型半導體材料之Zr含量之變化進行調查。具體而言,以與上述實施例17之情形相同之方式,將指定量之ZnO粉、SnO2粉、MgO粉以採用ZrO2製磨球之乾式球磨機進行混合處理,形成燒結體(混合條件、篩分處理、熱壓條件為相同)。其結果係得知進行12小時之混合處理後,所成膜之氧化物型半導體材料之Zr含量係原子比為0.000046,進行20小時之情形下為0.000063。而且,確認到藉由該ZrO2製磨球而含有Zr之氧化物型半導體材料,其電子特性亦與實施例17相同。 Further, in the target production, the change in the Zr content of the oxide-type semiconductor material was investigated by performing a mixing treatment using a dry ball mill using a ZrO 2 grinding ball. Specifically, in the same manner as in the above-described Example 17, a specified amount of ZnO powder, SnO 2 powder, and MgO powder were mixed and treated in a dry ball mill using a ZrO 2 grinding ball to form a sintered body (mixing conditions, The screening treatment and hot pressing conditions are the same). As a result, it was found that the film-forming oxide semiconductor material had a Zr content of 0.000046 after the mixing treatment for 12 hours, and 0.000063 when it was 20 hours. Further, it was confirmed that the oxide-type semiconductor material containing Zr by the ZrO 2 grinding ball has the same electronic characteristics as in the seventeenth embodiment.

(產業上之可利用性) (industrial availability)

本發明之氧化物型半導體材料係極為有用於作為如立體顯示型液晶顯示器之轉換元件般之要求更高反應速度 之TFT構成材料。此外,本發明之氧化物型半導體材料,由於可以低溫熱處理而使用,故適合於利用可撓性基板等之有機EL面版和電子紙,就資源方面的問題或對人體和環境的影響之觀點來看,產業上之利用價值亦高。 The oxide-type semiconductor material of the present invention is extremely useful for a higher reaction speed as a conversion element such as a stereoscopic display type liquid crystal display. The TFT constitutes a material. Further, since the oxide-type semiconductor material of the present invention can be used by low-temperature heat treatment, it is suitable for utilizing an organic EL panel and an electronic paper such as a flexible substrate, and has a viewpoint on resources or influence on the human body and the environment. In view of the industry, the value of utilization in the industry is also high.

10‧‧‧玻璃基板 10‧‧‧ glass substrate

20‧‧‧閘極電極 20‧‧‧gate electrode

30‧‧‧閘極絕緣膜 30‧‧‧gate insulating film

40‧‧‧通道層 40‧‧‧Channel layer

50‧‧‧源極電極 50‧‧‧Source electrode

51‧‧‧汲極電極 51‧‧‧汲electrode

第1圖TFT元件之示意圖 Figure 1 is a schematic diagram of a TFT element

第2圖TFT特性之測定圖表(實施例6,200℃) Fig. 2 Measurement chart of TFT characteristics (Example 6, 200 ° C)

第3圖TFT特性之測定圖表(比較例4,200℃) Fig. 3 Measurement chart of TFT characteristics (Comparative Example 4, 200 ° C)

第4圖TFT特性之測定圖表(實施例5,200℃) Fig. 4 Measurement chart of TFT characteristics (Example 5, 200 ° C)

第5圖TFT特性之測定圖表(實施例12,200℃) Figure 5 is a measurement chart of TFT characteristics (Example 12, 200 ° C)

10‧‧‧玻璃基板 10‧‧‧ glass substrate

20‧‧‧閘極電極 20‧‧‧gate electrode

30‧‧‧閘極絕緣膜 30‧‧‧gate insulating film

40‧‧‧通道層 40‧‧‧Channel layer

50‧‧‧源極電極 50‧‧‧Source electrode

51‧‧‧汲極電極 51‧‧‧汲electrode

Claims (5)

一種氧化物型半導體材料,係包含Zn氧化物及Sn氧化物,在設Zn的金屬元素原子數為A、Sn的金屬元素原子數為B的情形下,係以A/(A+B)=0.4至0.8的比例含有Zn與Sn,並復含有Mg、Ca、La、Y中之任一種以上作為摻雜劑,在設金屬元素Zn的原子數為x,Sn的原子數為y、摻雜劑的金屬元素原子數為z的情形下,z/(x+y+z)≦0.09。 An oxide-type semiconductor material comprising a Zn oxide and a Sn oxide. When the number of metal elements having a metal atomic number of A and Sn of Zn is B, A/(A+B)= The ratio of 0.4 to 0.8 contains Zn and Sn, and contains at least one of Mg, Ca, La, and Y as a dopant. The atomic number of the metal element Zn is x, and the number of atoms of Sn is y, doping. In the case where the atomic number of the metal element of the agent is z, z / (x + y + z) ≦ 0.09. 如申請專利範圍第1項所述之氧化物型半導體材料,其中,復含有Zr作為摻雜劑。 The oxide-type semiconductor material according to claim 1, wherein Zr is further contained as a dopant. 一種薄膜電晶體,其係使用如申請專利範圍第1或2項所述之氧化物型半導體材料所形成之底閘極型或頂閘極型薄膜電晶體。 A thin film transistor using a bottom gate type or a top gate type thin film transistor formed of the oxide type semiconductor material according to claim 1 or 2. 一種濺鍍靶,其係包含Zn氧化物及Sn氧化物,在設Zn的金屬元素原子數為A、Sn的金屬元素原子數為B的情形下,係以A/(A+B)=0.4至0.8的比例含有Zn與Sn,並復含有Mg、Ca、La、Y中之任一種以上作為摻雜劑;該摻雜劑之含量,在設金屬元素Zn的原子數為x,Sn的原子數為y、摻雜劑的金屬元素原子數為z的情形下,z/(x+y+z)≦0.09。 A sputtering target comprising a Zn oxide and a Sn oxide. When the number of metal elements having a metal atomic number of A and Sn is B, the ratio of A/(A+B)=0.4 is The ratio of up to 0.8 contains Zn and Sn, and further contains at least one of Mg, Ca, La, and Y as a dopant; the content of the dopant is such that the atomic number of the metal element Zn is x, the atom of Sn In the case where the number is y and the number of atoms of the metal element of the dopant is z, z / (x + y + z) ≦ 0.09. 如申請專利範圍第4項所述之濺鍍靶,其中,復含有Zr作為摻雜劑。 The sputtering target according to claim 4, wherein Zr is further contained as a dopant.
TW101112966A 2011-04-12 2012-04-12 Oxide-type semiconductor material and sputtering target TWI531009B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2011088015 2011-04-12
JP2011118805 2011-05-27

Publications (2)

Publication Number Publication Date
TW201250865A TW201250865A (en) 2012-12-16
TWI531009B true TWI531009B (en) 2016-04-21

Family

ID=47009241

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101112966A TWI531009B (en) 2011-04-12 2012-04-12 Oxide-type semiconductor material and sputtering target

Country Status (5)

Country Link
JP (1) JP5881681B2 (en)
KR (1) KR101501629B1 (en)
CN (1) CN103582953B (en)
TW (1) TWI531009B (en)
WO (1) WO2012141066A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104091844A (en) * 2014-06-17 2014-10-08 浙江大学 Water chestnut type high-magnesium-content Zn<1-x>Mg<x>O nanometer structure and preparation method thereof
JP6557750B1 (en) * 2018-03-16 2019-08-07 株式会社コベルコ科研 Sputtering target material and sputtering target

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000228516A (en) * 1999-02-08 2000-08-15 Tdk Corp Semiconductor laminated thin film, electronic device and diode
JP4933756B2 (en) * 2005-09-01 2012-05-16 出光興産株式会社 Sputtering target
JP2009123957A (en) * 2007-11-15 2009-06-04 Sumitomo Chemical Co Ltd Oxide semiconductor material and manufacturing method therefor, electronic device, and field-effect transistor
JP2010050165A (en) * 2008-08-19 2010-03-04 Sumitomo Chemical Co Ltd Semiconductor device, method of manufacturing the same, transistor substrate, light emitting device, and display device
JP2010070409A (en) * 2008-09-17 2010-04-02 Idemitsu Kosan Co Ltd Method for producing oxide sintered compact
JP2010070410A (en) * 2008-09-17 2010-04-02 Idemitsu Kosan Co Ltd Method for producing oxide sintered compact
KR101623958B1 (en) * 2008-10-01 2016-05-25 삼성전자주식회사 Inverter, method of operating the same and logic circuit comprising inverter
JP2012033854A (en) * 2010-04-20 2012-02-16 Kobe Steel Ltd Oxide for semiconductor layer of thin film transistor, sputtering target, and thin film transistor
JP2012066968A (en) * 2010-09-24 2012-04-05 Kobelco Kaken:Kk Oxide sintered compact and sputtering target

Also Published As

Publication number Publication date
CN103582953A (en) 2014-02-12
CN103582953B (en) 2016-07-06
TW201250865A (en) 2012-12-16
WO2012141066A1 (en) 2012-10-18
KR20130126974A (en) 2013-11-21
KR101501629B1 (en) 2015-03-11
JP5881681B2 (en) 2016-03-09
JPWO2012141066A1 (en) 2014-07-28

Similar Documents

Publication Publication Date Title
JP5776192B2 (en) Field effect transistor, display element, image display apparatus and system
US8333913B2 (en) Sputtering target, oxide semiconductor film and semiconductor device
JP5395994B2 (en) Semiconductor thin film, manufacturing method thereof, and thin film transistor
TWI478347B (en) A thin film transistor, a thin film transistor substrate, and an image display device, and an image display device, and a semiconductor device
KR20180089885A (en) Coating liquid for producing n-type oxide semiconductor, field-effect transistor, display element, image display device, and system
JP2010199307A (en) Top gate type field-effect transistor, manufacturing method therefor, and display including the same
KR20170068620A (en) Coating liquid for forming metal oxide thin film, metal oxide thin film, field effect transistor, and method for producing the field effect transistor
JPWO2008117739A1 (en) Semiconductor device, polycrystalline semiconductor thin film, method for manufacturing polycrystalline semiconductor thin film, field effect transistor, and method for manufacturing field effect transistor
TW201308611A (en) Thin-film transistor
JP2009253204A (en) Field-effect transistor using oxide semiconductor, and its manufacturing method
JP2014229666A (en) Thin film transistor
TWI531009B (en) Oxide-type semiconductor material and sputtering target
JP2014056945A (en) Amorphous oxide thin film, method for producing the same, and thin-film transistor using the same
JP6036984B2 (en) Oxynitride semiconductor thin film
JP2020098934A (en) Field effect transistor, display element, image display device, and system
TWI579393B (en) Oxide-type semiconductor material and sputtering target
JP5702447B2 (en) Semiconductor thin film, manufacturing method thereof, and thin film transistor
KR20150080948A (en) Oxide semiconductor layer, manufacturing method thereof and and thin film transistor using the same
RU167501U1 (en) THIN FILM TRANSPARENT FIELD TRANSISTOR
CN108987465A (en) A kind of amorphous oxide semiconductor film and thin film transistor (TFT) containing II race element