TWI518809B - An assembly method of flip chip mounting - Google Patents

An assembly method of flip chip mounting Download PDF

Info

Publication number
TWI518809B
TWI518809B TW102114521A TW102114521A TWI518809B TW I518809 B TWI518809 B TW I518809B TW 102114521 A TW102114521 A TW 102114521A TW 102114521 A TW102114521 A TW 102114521A TW I518809 B TWI518809 B TW I518809B
Authority
TW
Taiwan
Prior art keywords
wafer
layer
cutting
plastic
metal layer
Prior art date
Application number
TW102114521A
Other languages
Chinese (zh)
Other versions
TW201442126A (en
Inventor
薛彥迅
哈姆紮 耶爾馬茲
約瑟 何
石磊
趙良
黃平
吳平麗
Original Assignee
萬國半導體股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 萬國半導體股份有限公司 filed Critical 萬國半導體股份有限公司
Priority to TW102114521A priority Critical patent/TWI518809B/en
Publication of TW201442126A publication Critical patent/TW201442126A/en
Application granted granted Critical
Publication of TWI518809B publication Critical patent/TWI518809B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731Location prior to the connecting process
    • H01L2224/73101Location prior to the connecting process on the same surface
    • H01L2224/73103Bump and layer connectors
    • H01L2224/73104Bump and layer connectors the bump connector being embedded into the layer connector

Landscapes

  • Dicing (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Description

製備應用在倒裝安裝工藝上的半導體器件的方法Method of preparing a semiconductor device applied on a flip-chip mounting process

本發明涉及一種半導體器件的製備方法,更確切的說,本發明旨在提供一種在晶圓級的方式上達到製備應用在倒裝安裝工藝上的半導體器件的方法。The present invention relates to a method of fabricating a semiconductor device, and more particularly to a method of fabricating a semiconductor device for use in a flip-chip mounting process on a wafer level.

倒裝安裝(Flip chip)技術被廣泛的應用在半導體封裝工藝中,主要是將帶有金屬凸點的晶片安裝至金屬基座或電路板等類似的承載基板上,實現倒裝需要利用一些特殊的設備實施大體上兩個步驟,譬如利用抓手先行拾取裸晶片或完成封裝的器件並將其翻轉,然後利用另一抓手傳送該晶片或器件至承載結構上達到兩者的電性連接及機械結合。一個很明顯的問題是,該方式操作複雜並籍此導致生產效率及其低下,即俗稱的所謂每小時產量Unit per Hour(UPH)受到嚴重影響。Flip chip technology is widely used in semiconductor packaging technology, mainly to mount wafers with metal bumps on metal carrier or circuit board and other similar carrier substrates, to achieve some special use of flip chip The device is implemented in substantially two steps, such as picking up the bare wafer or completing the packaged device with the gripper and flipping it, then transferring the wafer or device to the load-bearing structure with another grip to achieve electrical connection between the two Mechanical combination. A very obvious problem is that the operation is complicated and the production efficiency and its lowness, which is commonly known as the so-called hourly production unit per Hour (UPH), are seriously affected.

與此同時,在當前的晶圓級封裝工藝的技術條件下,考慮到晶圓的正面需要先完成塑封以提高晶圓的物理強度,但塑封料也由此將正面的切割道覆蓋住而導致後續的切割工藝中無法獲取切割參照目標而使得切割步驟無以為繼。為了解決這樣的問題,美國的專利申請US6107164提出了一種方式,在晶圓正面切割足夠深的溝槽,然後在晶圓正面覆蓋塑封層,並從晶圓背面實施研磨以減薄晶圓至溝槽從背面外露,這要求溝槽必須足夠深或晶圓研磨的足夠薄,這些苛刻的限制條件顯然並不利於應用在實際生成中;另一方面,我們都知道,由晶圓至製成單顆的功率晶片,晶圓的背面要經歷研磨和刻蝕、離子注入至金屬化的步驟,刻蝕是消除由研磨引起的晶圓背面的晶格損傷而必不可少的步驟,隨之而來的一個問題就是,溝槽內所填充的塑封料一旦被從晶圓背面研磨至外露,就容易在刻蝕步驟中一併受到腐蝕。At the same time, under the current wafer-level packaging process technology, it is considered that the front side of the wafer needs to be plasticized to improve the physical strength of the wafer, but the molding compound also covers the front cutting path. The cutting reference target cannot be obtained in the subsequent cutting process and the cutting step is unsustainable. In order to solve such a problem, U.S. Patent No. 6,107,164 discloses a method of cutting a sufficiently deep trench on the front side of a wafer, then covering the front side of the wafer with a plastic layer, and performing grinding from the back side of the wafer to thin the wafer to the trench. The grooves are exposed from the back, which requires the grooves to be deep enough or the wafer to be sufficiently thin. These harsh constraints are obviously not conducive to the actual application; on the other hand, we know that from wafer to sheet The power chip, the back side of the wafer is subjected to the steps of grinding and etching, ion implantation to metallization, and etching is an indispensable step to eliminate the lattice damage on the back side of the wafer caused by the grinding, which is followed by One problem is that once the molding compound filled in the trench is polished from the back side of the wafer to the exposed state, it is easily corroded in the etching step.

圖1所示的封裝步驟S1~S12是現有技術的概括性描述。在步驟S1~S2中,晶圓來料檢查通過之後,以晶圓正面的一側朝上的方式將晶圓粘貼至一個粘貼膜上,然後如S3所示執行晶圓切割的步驟,將各晶片從晶圓上切割分離下來,並如S4所示在承載基板(如lead-frame/substrate等)上塗覆粘接材料,然後如S5所示通過特定的倒裝設備將晶片翻轉,至其正面的電極/接觸端子朝下,並利用粘接材料將晶片以倒裝的形式安裝到承載基板上,其正面的電極/接觸端子與承載基座上的承接區域(如指定的金屬區域或焊盤)電性及機械的結合在一起。之後如S6執行回流焊的步驟,步驟S7是用塑封料形成的塑封層將裸露的晶片予以塑封,S8是在高溫條件下讓塑封層完全固化穩定,並如圖S9在塑封層上印字以標注如產品批次、規格及製造者等各項資訊,之後如圖S10將承載基板、塑封層切割以獲得單獨的內含晶片的半導體器件,步驟S11~S12是產品完成檢查無缺陷之後進行外包裝和出貨。The packaging steps S1 to S12 shown in Fig. 1 are a general description of the prior art. In steps S1 to S2, after the wafer incoming inspection is passed, the wafer is pasted onto a bonding film with the side of the wafer facing up, and then the wafer cutting step is performed as shown in S3. The wafer is diced and separated from the wafer, and the bonding material is coated on the carrier substrate (such as lead-frame/substrate, etc.) as shown in S4, and then the wafer is flipped to the front by a specific flip device as shown in S5. The electrode/contact terminal is facing downward, and the wafer is flip-chip mounted on the carrier substrate by an adhesive material, and the front electrode/contact terminal and the receiving area on the carrier base (such as a designated metal region or pad) ) Electrical and mechanical combination. Then, as S6 performs the step of reflow soldering, step S7 is to mold the bare wafer with a plastic sealing layer formed by a molding compound, and S8 is to completely cure the plastic sealing layer under high temperature conditions, and print on the plastic sealing layer as shown in FIG. For example, the product batch, the specification, the manufacturer, and the like, and then the carrier substrate and the plastic sealing layer are cut to obtain a separate semiconductor device containing the wafer as shown in FIG. 10, and the steps S11 to S12 are performed after the product is inspected without defects. And shipping.

本申請正是基於如何在晶圓級的封裝技術中取代現有的倒裝方式而提出了本申請的下述各種優選實施方式。The present application is based on how to replace the existing flip-chip methods in wafer level packaging techniques. The following various preferred embodiments of the present application are presented.

在一個實施方式中,本發明提供一種製備應用在倒裝安裝工藝上的半導體器件的方法,包括以下步驟:在晶圓正面覆蓋一第一塑封層,所述第一塑封層的半徑小於晶圓的半徑以在晶圓正面的邊緣處留下未被所述第一塑封層所覆蓋的一第一環形區;沿每條切割道延伸至第一環形區內的兩端構成的直線對第一塑封層實施切割形成多條基準線;翻轉晶圓至其背面朝上,在其背面實施研磨以減薄晶圓;在晶圓的減薄背面沉積一金屬層;翻轉晶圓至其減薄背面帶有的金屬層朝下及在金屬層上粘附一層粘貼膜;沿著所述基準線對第一塑封層及晶圓和金屬層實施切割,形成多個半導體器件,半導體器件包含正面帶有由第一塑封層切割形成的頂部塑封層和背面帶有由金屬層切割形成的底部金屬層的晶片;同時翻轉各晶片和各底部金屬層上粘附的粘貼膜,至底部金屬層朝上,並在各頂部塑封層上粘附另一層粘貼膜;剝離底部金屬層上所粘附的粘貼膜,並在無翻轉的條件下將所述半導體器件拾取並安裝至承載基板上以實現倒裝安裝。In one embodiment, the present invention provides a method of fabricating a semiconductor device for use in a flip-chip mounting process, comprising the steps of: covering a front side of a wafer with a first molding layer, the first molding layer having a radius smaller than the wafer Radius to leave a first annular region not covered by the first plastic encapsulation layer at the edge of the front side of the wafer; a straight line pair extending along each of the dicing streets to the ends of the first annular region The first plastic sealing layer is cut to form a plurality of reference lines; the wafer is flipped to the back side thereof, and the back surface is polished to thin the wafer; a metal layer is deposited on the thinned back side of the wafer; and the wafer is flipped to the minus The metal layer on the back of the thin layer faces downward and adheres a layer of adhesive film on the metal layer; the first plastic sealing layer and the wafer and the metal layer are cut along the reference line to form a plurality of semiconductor devices, and the semiconductor device includes a front surface a wafer having a top molding layer formed by cutting the first plastic sealing layer and a bottom metal layer having a back surface formed by cutting the metal layer; simultaneously flipping the adhesive film adhered to each of the wafers and the respective bottom metal layers to the bottom metal Upward, and attaching another adhesive film on each top plastic sealing layer; peeling off the adhesive film adhered on the bottom metal layer, and picking up and mounting the semiconductor device onto the carrier substrate without flipping to realize Flip mount.

上述的方法,在晶圓所包含的晶片的正面設置有多個焊墊,並在並在晶圓正面形成第一塑封層之前先在各焊墊上植上金屬凸塊。In the above method, a plurality of pads are disposed on the front surface of the wafer included in the wafer, and metal bumps are implanted on the pads before the first plastic layer is formed on the front surface of the wafer.

上述的方法,形成第一塑封層的步驟中,所述第一塑封層完全將各金屬凸塊包覆住;以及在形成第一塑封層之後,對第一塑封層實施研磨減薄至各金屬凸塊從第一塑封層中予以外露。In the above method, in the step of forming the first plastic sealing layer, the first plastic sealing layer completely covers the metal bumps; and after forming the first plastic sealing layer, grinding and thinning the first plastic sealing layer to each metal The bumps are exposed from the first plastic seal layer.

上述的方法,形成第一塑封層的步驟中,所述第一塑封層的厚度小於金屬凸塊的高度,使各金屬凸塊均從第一塑封層中予以外露。In the above method, in the step of forming the first plastic sealing layer, the thickness of the first plastic sealing layer is smaller than the height of the metal bumps, so that each of the metal bumps is exposed from the first plastic sealing layer.

上述的方法,在晶圓正面形成第一塑封層之前,先沿著切割道實施切割,以增加切割道的深度,從而在形成第一塑封層之後,沿每條切割道內填充的塑封料位於切割道兩端的外露在第一環形區內的部分所構成的直線,對第一塑封層實施切割形成多條基準線。In the above method, before the first plastic sealing layer is formed on the front side of the wafer, cutting is performed along the cutting channel to increase the depth of the cutting channel, so that after forming the first plastic sealing layer, the molding compound filled along each cutting channel is located. A straight line formed by a portion of the cutting path exposed in the first annular region, and the first plastic sealing layer is cut to form a plurality of reference lines.

上述的方法,在晶圓背面研磨的步驟中,只在晶圓背面的中心區域研磨以形成一圓形凹槽,同時保留晶圓具有原始厚度的周邊部分,以形成晶圓邊緣處的一支撐環;以及在完成晶圓的研磨之後,將晶圓的帶有所述支撐環的周邊部分切割掉。In the above method, in the step of back grinding of the wafer, only the central region of the back surface of the wafer is ground to form a circular groove while leaving the peripheral portion of the wafer having the original thickness to form a support at the edge of the wafer. a ring; and after the grinding of the wafer is completed, the peripheral portion of the wafer with the support ring is cut away.

在一些實施方式中,一種製備應用在倒裝安裝工藝上的半導體器件的方法,包括以下步驟:沿著晶圓正面的切割道實施切割,以增加切割道的深度;在晶圓正面覆蓋一第一塑封層;翻轉晶圓至其背面朝上,在其背面的實施研磨以減薄晶圓;在晶圓的減薄背面沉積一金屬層;在晶圓帶有金屬層的減薄背面的一側,繞著晶圓的邊緣對金屬層的周邊部分和對晶圓的一部分厚度的周邊部分實施研磨,形成環繞在晶圓邊緣處的凹陷于其減薄背面的一環形凹槽,至切割道內填充的塑封料位於切割道兩端的部分在該環形凹槽中予以外露;在所述第一塑封層上粘附一粘貼膜;沿每條切割道內填充的塑封料位於切割道兩端的外露在環形凹槽內的部分所構成的直線對第一塑封層、晶圓、金屬層和填充在切割道內的塑封料實施切割,以形成多個半導體器件;在無翻轉的條件下將所述半導體器件拾取並安裝至承載基板上以實現倒裝安裝。In some embodiments, a method of fabricating a semiconductor device for use in a flip-chip mounting process includes the steps of: performing a dicing along a scribe line on the front side of the wafer to increase the depth of the scribe line; a plastic layer; flipping the wafer to the back side thereof, performing grinding on the back side to thin the wafer; depositing a metal layer on the thinned back side of the wafer; and thinning the back side of the wafer with a metal layer Side, grinding a peripheral portion of the metal layer around the edge of the wafer and a peripheral portion of a portion of the thickness of the wafer to form an annular groove around the edge of the wafer recessed on the thinned back surface thereof, to the scribe line A portion of the inner filling molding compound at both ends of the cutting path is exposed in the annular groove; an adhesive film is adhered to the first plastic sealing layer; and the molding compound filled along each cutting channel is exposed at both ends of the cutting channel A straight line formed by a portion in the annular groove cuts the first plastic seal layer, the wafer, the metal layer, and the molding compound filled in the scribe line to form a plurality of semiconductor devices; The pickup and the semiconductor device is mounted onto a carrier substrate to achieve a flip-chip mounting.

上述的方法,在晶圓背面研磨的步驟中,只在晶圓背面的中心區域研磨以形成一圓形凹槽,同時保留晶圓具有原始厚度的周邊部分以形成晶圓邊緣處的一支撐環;以及形成所述環形凹槽的步驟中,在對金屬層的周邊部分和晶圓的一部分厚度的周邊部分進行研磨的同時,還將所述支撐環一併研磨掉。In the above method, in the step of back grinding of the wafer, only the central region of the back surface of the wafer is ground to form a circular groove while leaving the peripheral portion of the wafer having the original thickness to form a support ring at the edge of the wafer. And in the step of forming the annular groove, the support ring is also ground together while grinding the peripheral portion of the metal layer and a peripheral portion of a portion of the thickness of the wafer.

上述的方法,對第一塑封層、晶圓、金屬層和填充在切割道內的塑封料實施切割的步驟中,採用的切割刀的刀寬大於或等於深度加深了的切割道的寬度,晶圓經切割後形成多個晶片,並且切割道內填充的塑封料經切割後被完全切割掉,使晶片的側壁裸露在外。In the above method, in the step of cutting the first plastic sealing layer, the wafer, the metal layer and the molding compound filled in the cutting lane, the cutter width of the cutting blade is greater than or equal to the width of the deepened cutting channel, and the crystal After the circle is cut, a plurality of wafers are formed, and the molding compound filled in the dicing streets is completely cut after being cut, so that the sidewalls of the wafer are exposed.

上述的方法,對第一塑封層、晶圓、金屬層和填充在切割道內的塑封料實施切割的步驟中,採用的切割刀的刀寬小於深度加深了的切割道的寬度,晶圓經切割後形成多個晶片,並且切割道內填充的塑封料經切割後,形成包覆在晶片的靠近其正面一側的一部分厚度的部分的側壁上的第一側部塑封層。In the above method, in the step of cutting the first plastic seal layer, the wafer, the metal layer and the molding compound filled in the scribe line, the cutter width of the cutter is smaller than the width of the etched rib having a deeper depth, and the wafer passes through After the dicing, a plurality of wafers are formed, and the molding compound filled in the dicing streets is cut to form a first side molding layer covering the side walls of a portion of the wafer near a portion of the front side.

在一些實施方式中,一種製備應用在倒裝安裝工藝上的半導體器件的方法,包括以下步驟:沿著晶圓正面的切割道實施切割,以增加切割道的深度;在晶圓正面覆蓋一第一塑封層;翻轉晶圓至其背面朝上,在其背面的實施研磨以減薄晶圓;在晶圓的減薄背面沉積一金屬層;在晶圓帶有金屬層的減薄背面的一側,繞著晶圓的邊緣對金屬層的周邊部分和對晶圓的一部分厚度的周邊部分實施研磨,形成環繞在晶圓邊緣處的凹陷于其減薄背面的一環形凹槽,至切割道內填充的塑封料位於切割道兩端的部分在該環形凹槽中予以外露;在所述第一塑封層上粘附一粘貼膜;在晶圓的減薄背面的一側,沿每條切割道內填充的塑封料位於切割道兩端的外露在環形凹槽內的部分所構成的直線對金屬層、晶圓實施切割,形成分別與切割道在豎直方向上一一對應重合的多條切割槽;及在由金屬層切割所形成的各底部金屬層上覆蓋一第二塑封層;沿每條切割道內填充的塑封料位於切割道兩端的外露在環形凹槽內的部分所構成的直線,對第一、第二塑封層和分別填充在切割道及切割槽內的塑封料實施切割,以形成多個半導體器件;在無翻轉的條件下將所述半導體器件拾取並安裝至承載基板上以實現倒裝安裝。In some embodiments, a method of fabricating a semiconductor device for use in a flip-chip mounting process includes the steps of: performing a dicing along a scribe line on the front side of the wafer to increase the depth of the scribe line; a plastic layer; flipping the wafer to the back side thereof, performing grinding on the back side to thin the wafer; depositing a metal layer on the thinned back side of the wafer; and thinning the back side of the wafer with a metal layer Side, grinding a peripheral portion of the metal layer around the edge of the wafer and a peripheral portion of a portion of the thickness of the wafer to form an annular groove around the edge of the wafer recessed on the thinned back surface thereof, to the scribe line a portion of the inner filling molding compound at both ends of the cutting path is exposed in the annular groove; an adhesive film is adhered to the first plastic sealing layer; and along each side of the thinned back side of the wafer The inner filling plastic molding material is located at a straight line formed by the portion exposed at the two ends of the cutting channel in the annular groove, and the metal layer and the wafer are cut to form a plurality of strips respectively corresponding to the vertical direction of the cutting track. And forming a second plastic sealing layer on each of the bottom metal layers formed by the cutting of the metal layer; the molding material filled in each of the cutting channels is located at the two ends of the cutting channel exposed in the annular groove Straightening, cutting the first and second plastic sealing layers and the molding compound filled in the cutting lane and the cutting groove, respectively, to form a plurality of semiconductor devices; picking up and mounting the semiconductor device to the carrier substrate without flipping Up to achieve flip-chip installation.

上述的方法,在晶圓背面研磨的步驟中,只在晶圓背面的中心區域研磨以形成一圓形凹槽,同時保留晶圓具有原始厚度的周邊部分,以形成晶圓邊緣處的一支撐環;以及形成所述環形凹槽的步驟中,在對金屬層的周邊部分和晶圓的一部分厚度的周邊部分進行研磨的同時,還將所述支撐環一併研磨掉。In the above method, in the step of back grinding of the wafer, only the central region of the back surface of the wafer is ground to form a circular groove while leaving the peripheral portion of the wafer having the original thickness to form a support at the edge of the wafer. In the step of forming the annular groove, while the peripheral portion of the metal layer and the peripheral portion of a portion of the thickness of the wafer are ground, the support ring is also ground together.

上述的方法,其特徵在於,第二塑封層經切割後形成覆蓋在底部金屬層上的底部塑封層;以及填充在切割道、切割槽內的塑封料被切割後分別形成相互鄰接的第一側部塑封層、第二側部塑封層,第一側部塑封層包覆在晶片的靠近其正面一側的一部分厚度的部分的側壁上,第二側部塑封層包覆在晶片的靠近其背面一側的一部分厚度的部分的側壁上。The above method is characterized in that the second plastic sealing layer is cut to form a bottom plastic sealing layer covering the bottom metal layer; and the molding compound filled in the cutting channel and the cutting groove is cut to form the first side adjacent to each other a plastic sealing layer, a second side plastic sealing layer, the first side plastic sealing layer is coated on a sidewall of a portion of the wafer near a front side thereof, and the second side plastic sealing layer is coated on the back of the wafer One side of a portion of the thickness of the side wall.

上述的方法,其特徵在於,第二塑封層經切割後形成覆蓋在底部金屬層上的底部塑封層;以及填充在切割道、切割槽內的塑封料被切割後分別形成相互間隔開的第一側部塑封層、第二側部塑封層,第一側部塑封層包覆在晶片的靠近其正面一側的一部分厚度的部分的側壁上,第二側部塑封層包覆在晶片的靠近其背面一側的一部分厚度的部分的側壁上,晶片的較中間的一部分厚度的部分的側壁是裸露的。The above method is characterized in that: the second plastic sealing layer is cut to form a bottom plastic sealing layer covering the bottom metal layer; and the molding compound filled in the cutting channel and the cutting groove is cut and respectively formed to be spaced apart from each other a side plastic sealing layer, a second side plastic sealing layer, the first side plastic sealing layer is coated on a sidewall of a portion of the wafer near a front side thereof, and the second side plastic sealing layer is wrapped around the wafer On the side wall of a portion of the thickness portion of the back side, the side wall portion of the portion of the middle portion of the wafer is bare.

在一些實施方式中,一種製備應用在倒裝安裝工藝上的半導體器件的方法,包括以下步驟:在晶圓正面覆蓋一第一塑封層;翻轉晶圓至其背面朝上,在其背面的實施研磨以減薄晶圓;在晶圓的減薄背面沉積一金屬層;繞著晶圓的邊緣對金屬層的周邊部分進行研磨,以形成晶圓的減薄背面的位於晶圓邊緣處的未被金屬層覆蓋的一第二環形區;在所述第一塑封層上粘附一粘貼膜;通過紅外線探測的方式從第二環形區透過晶圓探測每條切割道的與第二環形區形成交疊的兩端,並利用所探測的兩端構成的直線對金屬層、晶圓和第一塑封層實施切割,以形成多個半導體器件;在無翻轉的條件下將所述半導體器件拾取並安裝至承載基板上以實現倒裝安裝。In some embodiments, a method of fabricating a semiconductor device for use in a flip-chip mounting process includes the steps of: covering a front side of a wafer with a first molding layer; flipping the wafer to a back side thereof, and implementing the back side thereof Grinding to thin the wafer; depositing a metal layer on the thinned back side of the wafer; grinding the peripheral portion of the metal layer around the edge of the wafer to form a thinned backside of the wafer at the edge of the wafer a second annular region covered by the metal layer; an adhesive film adhered to the first plastic sealing layer; and a second annular region is formed by detecting the second annular region through the wafer from the second annular region by means of infrared detection Overlapping both ends, and cutting the metal layer, the wafer, and the first plastic seal layer by using the straight line formed by the detected ends to form a plurality of semiconductor devices; picking up the semiconductor device without flipping Mounted to the carrier substrate for flip-chip mounting.

上述的方法,在晶圓背面研磨的步驟中,只在晶圓背面的中心區域研磨以形成一圓形凹槽,同時保留晶圓具有原始厚度的周邊部分以形成晶圓邊緣處的一支撐環;以及對金屬層進行研磨的步驟中,先將所述支撐環研磨掉。In the above method, in the step of back grinding of the wafer, only the central region of the back surface of the wafer is ground to form a circular groove while leaving the peripheral portion of the wafer having the original thickness to form a support ring at the edge of the wafer. And in the step of grinding the metal layer, the support ring is first ground.

本領域的技術人員閱讀以下較佳實施例的詳細說明,並參照附圖之後,本發明的這些和其他方面的優勢無疑將顯而易見。

These and other advantages of the present invention will no doubt become apparent to those skilled in the <RTIgt;

100...晶圓100. . . Wafer

100a...支撐環100a. . . Support ring

101...晶片101. . . Wafer

103...第一環形區103. . . First annular zone

105、105'...切割道105, 105'. . . cutting line

106...環形凹槽106. . . Annular groove

107...第二環形區107. . . Second annular zone

110...金屬焊墊110. . . Metal pad

111...金屬凸塊111. . . Metal bump

115...切口115. . . incision

120...第一塑封層120. . . First plastic seal

120'...頂部塑封層120'. . . Top plastic layer

120"...頂部塑封體120"...top molding

121...基準線121. . . Baseline

130...金屬層130. . . Metal layer

130'...底部金屬層130'. . . Bottom metal layer

140...粘貼膜140. . . Adhesive film

150...圓形凹槽150. . . Circular groove

160...粘貼膜160. . . Adhesive film

170...切割槽170. . . Cutting slot

180...第二塑封層180. . . Second plastic seal

180'...底部塑封層180'. . . Bottom plastic seal

200...第一塑封層200. . . First plastic seal

200A...半導體器件200A. . . Semiconductor device

200B...半導體器件200B. . . Semiconductor device

200C...半導體器件200C. . . Semiconductor device

200D...半導體器件200D. . . Semiconductor device

200E...半導體器件200E. . . Semiconductor device

200E'...半導體器件200E'. . . Semiconductor device

240...切割刀240. . . Cutting knife

250...研磨輪250. . . Grinding wheel

1200...塑封料1200. . . Molding compound

1200'...第一側部塑封層1200'. . . First side plastic seal

1800...塑封料1800. . . Molding compound

1800'...第二側部塑封層1800'. . . Second side plastic seal

參考所附附圖,以更加充分的描述本發明的實施例。然而,所附附圖僅用於說明和闡述,並不構成對本發明範圍的限制。Embodiments of the present invention are described more fully with reference to the accompanying drawings. However, the attached drawings are for illustration and illustration only and are not intended to limit the scope of the invention.

圖1是當前技術實施倒裝安裝的流程示意圖。FIG. 1 is a schematic flow chart of flip-chip installation in the current technology.

圖2A~2L是本發明的在晶圓背面形成支撐環來減薄晶圓的一種實施方式。2A-2L are one embodiment of the present invention for forming a support ring on the back side of the wafer to thin the wafer.

圖2M是在晶圓正面的邊緣處留下未被第一塑封層所覆蓋的第一環形區的俯視圖。2M is a top plan view of a first annular region that is not covered by a first plastic encapsulation layer at the edge of the front side of the wafer.

圖3A~3C是不需要在晶圓背面形成支撐環的實施方式。3A-3C are embodiments in which it is not necessary to form a support ring on the back side of the wafer.

圖4A~4J是形成環繞在晶圓邊緣處的凹陷于其減薄背面的環形凹槽的實施方式。4A-4J are embodiments of forming an annular groove that is recessed at the edge of the wafer at its thinned back side.

圖5A~5D是沿著切割道實施切割以增加切割道的深度的實施方式。5A-5D are embodiments in which cutting is performed along a scribe line to increase the depth of the scribe line.

圖6A~6F是對金屬層的周邊部分進行研磨,形成第二環形區的實施方式。6A to 6F are embodiments in which a peripheral portion of a metal layer is ground to form a second annular region.

圖7A~7E是沒有將金屬凸塊完全塑封的實施方式。7A-7E are embodiments in which the metal bumps are not completely encapsulated.

圖8A~8C是完成圖7D的步驟進一步在晶圓背面形成另一塑封層的實施方式。8A-8C are embodiments in which the steps of FIG. 7D are completed to further form another plastic seal layer on the back side of the wafer.

圖9A~9D是晶片四周的側壁完全沒有被包覆住、一部分厚度的側壁被包覆住,所有的側壁完全被包覆住的三種實施方式。Figures 9A-9D are three embodiments in which the sidewalls around the wafer are completely uncovered, a portion of the sidewalls are covered, and all of the sidewalls are completely covered.

參見圖2A所示的晶圓100的豎截面圖,晶圓100通常包含有大量鑄造連接在一起的晶片,其正面設置有多條縱向及橫向的切割道(Scribe line)105,來界定相鄰晶片之間的邊界,並可以據此作為切割參照目標而在後續的切割工藝中將各晶片從晶圓上分離下來,這些已經為本領域技術人員所熟知,所以不再贅述。而且任意一個晶片的正面均預先製備有若干個金屬焊墊(Pad)110來作為晶片接電源、GND的電極,或是與外界電路進行信號傳輸的埠等。一般通常會先在各焊墊110上鍍上一層凸點下金屬層UBM(未示出),例如Ni/Au,然後再將金屬凸塊111焊接在各焊墊110上,典型的金屬凸塊111如焊錫球,或球狀或柱狀或楔形等各種形狀的銅塊或其他金屬體等,然後形成一第一塑封層120覆蓋在晶圓100的正面,第一塑封層120通常是利用環氧樹脂類的塑封料作為原料來製備。在一個可選實施例中,第一塑封層120僅僅是覆蓋在晶圓100正面的中心區域,並沒有將其正面的所有區域完全覆蓋住,如圖2C的豎截面圖或圖2M的俯視圖,第一塑封層120的橫截面大體上也是圓形,其半徑小於晶圓的半徑,所以會在晶圓100正面靠近其邊緣處留下未被第一塑封層120所覆蓋的一個第一環形區103,並且每條切割道105的兩端籍此而延伸至第一環形區103內。Referring to the vertical cross-sectional view of the wafer 100 shown in FIG. 2A, the wafer 100 generally includes a plurality of wafers cast together, and a plurality of longitudinal and lateral Scribe lines 105 are disposed on the front surface to define adjacent portions. The boundaries between the wafers can be used as a cutting reference target to separate the wafers from the wafer in subsequent dicing processes, which are well known to those skilled in the art and will not be described again. Moreover, a plurality of metal pads (Pad) 110 are prepared in advance on the front surface of any of the wafers as electrodes for connecting the power source to the GND, or for transmitting signals to the external circuit. Generally, each of the pads 110 is first plated with a sub-bump metal layer UBM (not shown), such as Ni/Au, and then the metal bumps 111 are soldered to the pads 110, typical metal bumps. 111 such as a solder ball, or a copper or other metal body of various shapes such as a spherical or columnar shape or a wedge shape, and then a first plastic sealing layer 120 is formed to cover the front surface of the wafer 100. The first plastic sealing layer 120 is usually a ring. An oxygen resin type molding compound is prepared as a raw material. In an alternative embodiment, the first molding layer 120 is only over the central area of the front side of the wafer 100, and does not completely cover all areas of the front side thereof, as shown in the vertical cross-section of FIG. 2C or the top view of FIG. 2M. The cross section of the first molding layer 120 is also substantially circular, and its radius is smaller than the radius of the wafer, so that a first ring not covered by the first molding layer 120 is left at the front side of the wafer 100 near its edge. Region 103, and both ends of each of the dicing streets 105 extend into the first annular region 103.

如圖2C~2D所示,如果第一塑封層120完全將各金屬凸塊111包覆住,還需要研磨減薄第一塑封層120,直至金屬凸塊111從第一塑封層120中外露出來。之後可沿每條切割道105延伸至第一環形區103內的兩端構成的直線對第一塑封層120實施切割,如圖2E所示在第一塑封層120上切割出多條長條狀的槽體結構來作為基準線121,很明顯,任意一條基準線121均與一條相對應的切割道105在豎直方向上相重合。由於第一塑封層120的物理支撐作用,增加了晶圓100的機械強度,所以晶圓100可以研磨得足夠薄。在圖2F中,翻轉晶圓100至其背面的一側朝上,利用未示意出的研磨輪在晶圓100背面的中心區域進行研磨,形成一圓形凹槽150並籍此獲得晶圓的薄型化區域,此步驟中,同時保留晶圓100周邊部分的原始厚度,所以在其背面的一側,靠近其邊緣處形成了一支撐環100a。設定圓形凹槽150的半徑小於第一塑封層120的半徑,則支撐環100a具有與第一塑封層120形成交疊的部分,這進一步提高了晶圓的機械強度。As shown in FIG. 2C to FIG. 2D, if the first plastic sealing layer 120 completely covers the metal bumps 111, it is necessary to polish and thin the first plastic sealing layer 120 until the metal bumps 111 are exposed from the first plastic sealing layer 120. . The first molding layer 120 may be cut along a straight line extending from each of the cutting passages 105 to the ends of the first annular region 103, and a plurality of strips are cut on the first molding layer 120 as shown in FIG. 2E. The groove structure is used as the reference line 121. It is obvious that any one of the reference lines 121 coincides with a corresponding one of the dicing streets 105 in the vertical direction. Due to the physical support of the first mold layer 120, the mechanical strength of the wafer 100 is increased, so the wafer 100 can be ground sufficiently thin. In FIG. 2F, the side of the wafer 100 is turned upside down, and the center of the back surface of the wafer 100 is ground by an unillustrated grinding wheel to form a circular groove 150. The thinned region, in this step, retains the original thickness of the peripheral portion of the wafer 100, so that on one side of the back side, a support ring 100a is formed near the edge thereof. Setting the radius of the circular groove 150 to be smaller than the radius of the first plastic seal layer 120, the support ring 100a has a portion overlapping the first plastic seal layer 120, which further improves the mechanical strength of the wafer.

之後如圖2G~2H所示,在減薄背面沉積一層金屬層130,金屬層130的橫截面也是圓形,然後利用鐳射切割的方式將晶圓100的帶有支撐環100a的周邊部分切割掉。在一些實施方式中,晶圓減薄之後還包括對減薄背面進行刻蝕和摻雜物注入等步驟,因為這不是本申請的重點,所以不再詳細闡述。如圖2I所示,翻轉晶圓100至其帶有的金屬層130的減薄背面的一側朝下,並在金屬層130上粘附一層粘貼膜140,沿著基準線121對第一塑封層120及晶圓100和金屬層130實施切割,如圖2J所示,切割刀240在它們中形成了切口115,並且晶圓100經切割後形成多顆獨立的晶片101,第一塑封層120經切割後形成覆蓋在晶片101正面的頂部塑封層120',金屬層130經切割後形成位於晶片101背面的底部金屬層130',從而獲得多顆獨立的半導體器件200A。在器件200A中,包含晶片101、頂部塑封層120'、底部金屬層130',和焊接在晶片101的焊墊110上的金屬凸塊111,其頂部塑封層120'包覆在各金屬凸塊111的側壁的周圍,金屬凸塊111均從頂部塑封層120'中外露。再如圖2K所示,一起翻轉粘貼膜140和各晶片101,至各底部金屬層130'上粘附的該粘貼膜140朝上,並在各頂部塑封層120'上粘附另一層粘貼膜160,然後如圖2L所示剝離各底部金屬層130'上所粘附的粘貼膜140,其中粘貼膜140、160均可為紫外(UV)膜。至此,半導體器件200A帶有的與外部電路進行電性接觸的金屬凸塊111均朝下,則普通的晶片粘貼設備就可以將半導體器件200A直接從粘貼膜160上拾取至承載基板(如金屬基座或PCB)上,而無須再額外需求特殊的晶片倒裝設備來對每個晶片的採取單獨的翻轉動作,即可得到相同的倒裝效果。Then, as shown in FIGS. 2G to 2H, a metal layer 130 is deposited on the thinned back surface, and the metal layer 130 is also circular in cross section, and then the peripheral portion of the wafer 100 with the support ring 100a is cut by laser cutting. . In some embodiments, after the wafer is thinned, steps including etching and dopant implantation on the thinned back surface are included, as this is not the focus of the present application and will not be described in detail. As shown in FIG. 2I, the wafer 100 is flipped to the side of the thinned back side of the metal layer 130 with the side facing down, and a layer of adhesive film 140 is adhered to the metal layer 130, and the first plastic package is adhered along the reference line 121. The layer 120 and the wafer 100 and the metal layer 130 are cut. As shown in FIG. 2J, the dicing blade 240 forms a slit 115 therein, and after the wafer 100 is diced, a plurality of independent wafers 101 are formed, and the first plastic sealing layer 120 is formed. After cutting, a top molding layer 120' covering the front surface of the wafer 101 is formed, and the metal layer 130 is cut to form a bottom metal layer 130' on the back surface of the wafer 101, thereby obtaining a plurality of individual semiconductor devices 200A. In the device 200A, a wafer 101, a top molding layer 120', a bottom metal layer 130', and a metal bump 111 soldered on the pad 110 of the wafer 101 are coated, and a top molding layer 120' is coated on each of the metal bumps. Around the side walls of the 111, the metal bumps 111 are all exposed from the top molding layer 120'. As shown in FIG. 2K, the adhesive film 140 and each wafer 101 are flipped together, and the adhesive film 140 adhered to each of the bottom metal layers 130' faces upward, and another adhesive film is adhered to each of the top plastic sealing layers 120'. 160, then the adhesive film 140 adhered to each of the bottom metal layers 130' is peeled off as shown in FIG. 2L, wherein the adhesive films 140, 160 may each be an ultraviolet (UV) film. At this point, the metal bumps 111 of the semiconductor device 200A that are in electrical contact with the external circuit are all facing downward, and the ordinary wafer bonding apparatus can pick up the semiconductor device 200A directly from the bonding film 160 to the carrier substrate (such as a metal base). On the socket or PCB), the same flip-chip effect can be obtained without the need for special wafer flip-chip equipment to take a separate flip action for each wafer.

在一些實施方式中,晶片101為垂直式的功率晶片,電流由其正面流向背面或相反的方向,典型的如MOSFET等,其多個焊墊110中至少分別包括作為源極、柵極的焊墊,而底部金屬層130'則為漏極。In some embodiments, the wafer 101 is a vertical power chip, and the current flows from the front side thereof to the back side or the opposite direction. Typically, such as a MOSFET or the like, at least one of the plurality of pads 110 includes solder as a source and a gate. The pad, while the bottom metal layer 130' is the drain.

在一些實施方式中,晶圓100並不需要研磨得超薄,普通的研磨水準足以達到減小襯底電阻的目的,此種情況下無需形成支撐環100a。例如在完成前述圖2E的步驟之後,可以按照圖3A~3C所示,直接翻轉晶圓100至其背面一側朝上,並在其整個背面整體性的實施研磨減薄,以使得晶圓100均勻的減薄,而不僅僅只在背面的中心位置研磨,然後沉積金屬層130,之後翻轉晶圓100至其減薄背面帶有的金屬層130的一側朝下,並在金屬層130上粘附一層粘貼膜140,之後的後續步驟與圖2J~2L的方法完全一致。In some embodiments, the wafer 100 does not need to be ultra-thin, and the ordinary grinding level is sufficient for the purpose of reducing the substrate resistance, in which case the support ring 100a need not be formed. For example, after the steps of FIG. 2E are completed, the wafer 100 can be directly flipped to the back side thereof upward as shown in FIGS. 3A-3C, and the entire surface of the wafer is integrally polished and thinned to make the wafer 100. Uniform thinning, not just grinding at the center of the back side, then depositing the metal layer 130, then flipping the wafer 100 to the side of the thinned back metal layer 130 facing down, and on the metal layer 130 Adhesion of a layer of adhesive film 140, the subsequent steps are exactly the same as the methods of Figures 2J-2L.

在一些實施方式中,晶圓100正面預留的第一環形區103並不是必不可少的,例如圖4A~4B所示,在每個焊墊110上植上金屬凸塊111之後,先沿著切割道105在晶圓100正面實施切割,以加深切割道105的深度,之後所形成的第一塑封層120完全覆蓋在晶圓100的整個正面。假設切割道105的原始深度為第一深度,則圖4A的深度加深了的切割道105'具有第二深度,第二深度大於第一深度,並且第二深度的值大約為晶圓經減薄後的最終厚度的二分之一至三分之二。其中,因為切割道105的原始深度相對於第二深度或晶圓自身的厚度來說非常淺,因此可基本忽略。如圖4B所示,形成第一塑封層120覆蓋在晶圓正面之後,第一塑封層120完全將各金屬凸塊111包覆住,然後對第一塑封層120實施研磨減薄,如圖4C,直至各金屬凸塊111均從第一塑封層120中予以外露。其中用塑封料來形成第一塑封層120的同時,還有一部分塑封料填充在切割道105'內,並且位於各切割道105'內的塑封料1200與第一塑封層120構成一個整體結構。之後翻轉晶圓100至其背面一側朝上,並在其背面的實施研磨以減薄其厚度,如圖4D所示,在一些可選實施例中,研磨方式與前述方法相同,在其背面的一側,靠近其邊緣處形成一支撐環100a,並在晶圓100的減薄背面沉積金屬層130。In some embodiments, the first annular region 103 reserved on the front side of the wafer 100 is not indispensable. For example, as shown in FIGS. 4A-4B, after the metal bumps 111 are implanted on each of the pads 110, A cut is performed on the front side of the wafer 100 along the scribe line 105 to deepen the depth of the scribe line 105, after which the formed first mold layer 120 completely covers the entire front surface of the wafer 100. Assuming that the original depth of the scribe line 105 is the first depth, the deepened scribe line 105' of FIG. 4A has a second depth, the second depth is greater than the first depth, and the value of the second depth is approximately the wafer thinning After the final thickness is between one-half and two-thirds. Wherein, since the original depth of the scribe line 105 is very shallow relative to the second depth or the thickness of the wafer itself, it can be substantially ignored. As shown in FIG. 4B, after the first plastic sealing layer 120 is formed to cover the front surface of the wafer, the first plastic sealing layer 120 completely covers the metal bumps 111, and then the first plastic sealing layer 120 is ground and thinned, as shown in FIG. 4C. Until each of the metal bumps 111 is exposed from the first plastic seal layer 120. While the molding compound is used to form the first molding layer 120, a part of the molding compound is filled in the cutting lane 105', and the molding compound 1200 located in each cutting lane 105' and the first molding layer 120 form an integral structure. The wafer 100 is then flipped over to its back side up and polished on its back side to reduce its thickness, as shown in Figure 4D, in some alternative embodiments, the grinding method is the same as described above, on the back side On one side, a support ring 100a is formed near its edge, and a metal layer 130 is deposited on the thinned back side of the wafer 100.

接著如圖4E所示,利用研磨輪250,在晶圓100帶有金屬層130的減薄背面的一側,繞著晶圓100的邊緣,同時對金屬層130的周邊部分和對晶圓100的背面一側的一部分厚度的周邊部分實施研磨,該步驟中支撐環100a一併被研磨掉。可認為研磨輪250是繞著晶圓100的中心軸做圓周運動,從而來形成環繞在晶圓100邊緣處的凹陷于其減薄背面的一環形凹槽106,如圖4F所示,這相當於金屬層130和晶圓100背面一側的一部分厚度的晶圓100的各自的半徑同時縮小。環形凹槽106的研磨深度可調節,直至每條切割道105'內填充的塑封料1200位於該切割道105'兩端的部分在該環形凹槽106中予以外露(圖4G的俯視圖)。再如圖4H,在第一塑封層120上粘附一粘貼膜160,依據兩點可確定一條直線的原則,沿每條切割道105'內填充的塑封料1200位於切割道105'兩端的外露在環形凹槽106內的部分所構成的直線,對第一塑封層120、晶圓100、金屬層130和填充在切割道105'內的塑封料1200同時實施切割,在它們中形成切口115,可參見圖4I的俯視圖及圖4J的豎截面圖,從而形成多個半導體器件200B。在一些實施方式中,也可以將粘貼膜160粘附在第一塑封層120上之後,才形成環形凹槽106,即在圖4E中,先在第一塑封層120上粘附粘貼膜160才執行研磨的步驟。Next, as shown in FIG. 4E, using the grinding wheel 250, on the side of the wafer 100 with the thinned back side of the metal layer 130, around the edge of the wafer 100, while the peripheral portion of the metal layer 130 and the wafer 100 are The peripheral portion of a portion of the thickness of the back side is subjected to grinding, and the support ring 100a is polished away in this step. The grinding wheel 250 can be considered to be circularly moved about the central axis of the wafer 100 to form an annular groove 106 that is recessed at the edge of the wafer 100 at its thinned back surface, as shown in FIG. 4F. The respective radii of the wafer 100 at a portion of the thickness of the metal layer 130 and the back side of the wafer 100 are simultaneously reduced. The depth of the grinding of the annular groove 106 can be adjusted until the portion of the molding compound 1200 filled in each of the cutting passes 105' at both ends of the cutting path 105' is exposed in the annular groove 106 (top view of Fig. 4G). 4H, an adhesive film 160 is adhered to the first plastic sealing layer 120, and the principle of a straight line can be determined according to two points. The molding compound 1200 filled in each cutting channel 105' is exposed at both ends of the cutting channel 105'. A straight line formed by a portion in the annular groove 106 simultaneously cuts the first plastic sealing layer 120, the wafer 100, the metal layer 130, and the molding compound 1200 filled in the cutting lane 105', and forms a slit 115 therein. Referring to the top view of FIG. 4I and the vertical cross-sectional view of FIG. 4J, a plurality of semiconductor devices 200B are formed. In some embodiments, the adhesive film 160 may be adhered to the first plastic sealing layer 120 to form the annular groove 106. That is, in FIG. 4E, the adhesive film 160 is adhered to the first plastic sealing layer 120. Perform the grinding step.

需要指出的是,半導體器件200B與圖2L所示的半導體器件200A在結構上並無較大的區別,差異僅僅在於,如果在切割步驟中形成切口115的切割刀240的刀寬較之切割道105'的寬度要窄,那麼切割道105'內的塑封料1200必然沒有完全沒切割掉,而是形成了包覆在靠近各晶片101正面的一側的一部分厚度的晶片101的側壁上的第一側部塑封層1200',第一側部塑封層1200'大體上為一個方形筒狀外殼,其橫截面為內設一個矩形開口的環形方框,第一側部塑封層1200'與頂部塑封層120'連接成一個整體結構。It should be noted that the semiconductor device 200B is not significantly different in structure from the semiconductor device 200A shown in FIG. 2L, except that if the blade width of the cutting blade 240 forming the slit 115 in the cutting step is larger than that of the cutting path The width of the 105' is narrow, and the molding compound 1200 in the cutting path 105' is inevitably not completely cut, but is formed on the side wall of the wafer 101 covered with a part of the thickness on the side close to the front side of each wafer 101. The first side plastic sealing layer 1200', the first side plastic sealing layer 1200' is substantially a square cylindrical outer casing, the cross section of which is a circular box with a rectangular opening, the first side plastic sealing layer 1200' and the top plastic sealing The layers 120' are joined in a unitary structure.

在圖5A~5D的實施方式中,與圖2A~2E的步驟的唯一區別是,在每個焊墊110上植上金屬凸塊111之後,先沿著切割道105在晶圓100正面實施切割,加深切割道105的深度,形成具有第二深度的切割道105',從而在形成第一塑封層120並對其實施研磨減薄之後,可沿每條切割道105'內填充的塑封料1200位於切割道105'兩端的外露在第一環形區103內的部分所構成的直線,對第一塑封層120實施切割,形成多條長條狀的基準線121(即達到與圖2E相同的效果),後續的步驟與圖2F~2L完全相同。In the embodiment of FIGS. 5A-5D, the only difference from the steps of FIGS. 2A-2E is that after the metal bumps 111 are implanted on each of the pads 110, the front side of the wafer 100 is cut along the scribe lines 105. The depth of the dicing street 105 is deepened to form a dicing street 105' having a second depth, so that after the first plastic sealing layer 120 is formed and ground and thinned, the molding compound 1200 can be filled along each dicing street 105'. A straight line formed by a portion exposed at the both ends of the cutting path 105' exposed in the first annular region 103 cuts the first plastic sealing layer 120 to form a plurality of elongated reference lines 121 (ie, achieves the same shape as FIG. 2E). Effect), the subsequent steps are exactly the same as Figures 2F~2L.

在一些實施方式中,例如圖6A~6C所示,在每個焊墊110上植上金屬凸塊111之後,形成的第一塑封層120完全覆蓋在晶圓100的整個正面,並對第一塑封層120實施研磨減薄之後,翻轉晶圓100至其背面朝上,在其背面的中心區域實施研磨以減薄晶圓,同時保留晶圓100具有原始厚度的周邊部分,以形成背面一側的靠近晶圓邊緣處的一支撐環100a,然後在晶圓100的減薄背面沉積一金屬層130,以及其後在第一塑封層120上粘貼一粘貼膜160。在晶圓背面一側,利用研磨輪250繞著晶圓100的邊緣對金屬層130的周邊部分進行研磨,可認為研磨輪250繞著晶圓100的中心軸做圓周運動。對金屬層130的周邊部分進行研磨的步驟中,研磨輪250同時還將支撐環100a也一併予以研磨掉(圖6C~6D),相當於將金屬層130的半徑縮小。該實施方式中,可以在晶圓100的減薄背面、靠近晶圓100的邊緣處獲得未被金屬層130所覆蓋住的一個第二環形區107,其後通過紅外線(Infrared Ray)探測的方式,從第二環形區107透過晶圓100,探測每條切割道105的與第二環形區107形成交疊的兩端,並利用所探測的兩端構成的直線對金屬層130、晶圓100和第一塑封層120實施切割,以獲得多個半導體器件200C,半導體器件200C與圖2L的半導體器件200A並無區別。本實施例很好的解決了紅外線無法穿透具一定厚度的金屬層的問題。In some embodiments, for example, as shown in FIGS. 6A-6C, after the metal bumps 111 are implanted on each of the pads 110, the formed first molding layer 120 completely covers the entire front surface of the wafer 100, and is first. After the plastic layer 120 is subjected to the polishing thinning, the wafer 100 is flipped to the back side thereof, and the center region of the back surface is polished to thin the wafer while leaving the peripheral portion of the wafer 100 having the original thickness to form the back side. A support ring 100a is disposed near the edge of the wafer, and then a metal layer 130 is deposited on the thinned back side of the wafer 100, and then a paste film 160 is pasted on the first mold layer 120. On the back side of the wafer, the peripheral portion of the metal layer 130 is polished around the edge of the wafer 100 by the grinding wheel 250, and the grinding wheel 250 is considered to be circularly moved around the central axis of the wafer 100. In the step of polishing the peripheral portion of the metal layer 130, the grinding wheel 250 also simultaneously polishes the support ring 100a (Figs. 6C to 6D), which corresponds to reducing the radius of the metal layer 130. In this embodiment, a second annular region 107 not covered by the metal layer 130 may be obtained on the thinned back surface of the wafer 100 near the edge of the wafer 100, and then detected by infrared rays. Transmitting the two ends of each of the dicing streets 105 from the second annular region 107 from the second annular region 107 through the wafer 100, and using the detected two ends to form a metal layer 130, the wafer 100 The cutting is performed with the first plastic sealing layer 120 to obtain a plurality of semiconductor devices 200C which are not different from the semiconductor device 200A of FIG. 2L. This embodiment solves the problem that the infrared rays cannot penetrate the metal layer having a certain thickness.

在一些實施方式中,如圖7A~7B,加深了切割道105的深度之後,形成完全覆蓋在晶圓100的整個正面的第一塑封層120,此時設置第一塑封層120的厚度不足以將各金屬凸塊111完全包覆住,例如其厚度小於金屬凸塊111的高度,使得金屬凸塊111均從第一塑封層120中予以外露。然後翻轉晶圓100至其背面朝一側上,如圖7C,在其背面的實施研磨以減薄其厚度,然後在晶圓100的減薄背面沉積一金屬層130,其後在其減薄背面一側,利用研磨輪250繞著晶圓100的邊緣,同時對金屬層130的周邊部分和對晶圓100背面一側的一部分厚度的晶圓的周邊部分實施研磨,形成環繞在靠近晶圓100邊緣處的凹陷于其減薄背面的一環形凹槽106,環形凹槽106的具有的研磨深度,直至切割道105'內填充的塑封料1200位於切割道105'兩端的部分在該環形凹槽106中予以外露(圖7D)。同樣,在第一塑封層120上粘附一粘貼膜(未示出),然後在晶圓100的減薄背面的一側,沿每條切割道105'內填充的塑封料1200位於切割道105'兩端的外露在環形凹槽106內的部分所構成的直線,對金屬層130、晶圓100、第一塑封層120和填充在切割道105'內的塑封料1200實施切割,形成多個半導體器件200D,除了各金屬凸塊111從第一塑封層200經切割後所形成的頂部塑封體120"中外露出來之外,半導體器件200D的其他部分與圖2L所示的半導體器件200A並無差別。In some embodiments, as shown in FIGS. 7A-7B, after the depth of the dicing street 105 is deepened, the first molding layer 120 completely covering the entire front surface of the wafer 100 is formed. At this time, the thickness of the first molding layer 120 is insufficient. Each of the metal bumps 111 is completely covered, for example, the thickness thereof is smaller than the height of the metal bumps 111, so that the metal bumps 111 are all exposed from the first plastic seal layer 120. The wafer 100 is then flipped over to the back side thereof, as shown in FIG. 7C, and the back side is subjected to grinding to reduce its thickness, and then a metal layer 130 is deposited on the thinned back side of the wafer 100, followed by a thinned back surface thereof. On one side, the grinding wheel 250 is used around the edge of the wafer 100, while the peripheral portion of the metal layer 130 and the peripheral portion of the wafer having a portion of the thickness on the back side of the wafer 100 are ground to form a surrounding wafer 100. An annular groove 106 at the edge recessed on the back surface thereof, the annular groove 106 having a grinding depth until the portion of the molding compound 1200 filled in the cutting path 105' at both ends of the cutting path 105' is in the annular groove Exposed in 106 (Fig. 7D). Similarly, an adhesive film (not shown) is adhered to the first plastic seal layer 120, and then on the side of the thinned back surface of the wafer 100, the molding compound 1200 filled in each of the cutting passes 105' is located at the cutting pass 105. A straight line formed by a portion exposed at the both ends of the annular groove 106, and the metal layer 130, the wafer 100, the first plastic sealing layer 120, and the molding compound 1200 filled in the dicing street 105' are cut to form a plurality of semiconductors. The device 200D has no difference from the semiconductor device 200A shown in FIG. 2L except that the metal bumps 111 are exposed from the top molding body 120" formed by cutting the first plastic sealing layer 200. .

值得注意的是,圖示的半導體器件200D中,在靠近晶片101正面的一側的一部分厚度的晶片的側壁上並未包覆任何側部塑封層,這與圖4J中半導體器件200B略有差異。其實,如果調節形成切口115的切割刀240的刀寬,例如採用刀寬等於或大於切割道105'的寬度的切割刀240,則形成類似半導體器件200D的結構,相反,採用刀寬小於切割道105'的寬度的切割刀240,則形成類似半導體器件200B的結構。It is to be noted that in the illustrated semiconductor device 200D, the sidewall of the wafer having a portion of the thickness on the side close to the front side of the wafer 101 is not covered with any side molding layer, which is slightly different from the semiconductor device 200B of FIG. 4J. . Actually, if the blade width of the dicing blade 240 forming the slit 115 is adjusted, for example, the dicing blade 240 having a blade width equal to or larger than the width of the dicing street 105' is used, a structure similar to the semiconductor device 200D is formed, and conversely, the blade width is smaller than the dicing street. The cutter 240 of the width of 105' forms a structure similar to the semiconductor device 200B.

在一些實施方式中,譬如完成圖7A~7D之後,並不執行圖7E的切割步驟,而是先在晶圓100的減薄背面的一側,沿每條切割道105'內填充的塑封料1200位於切割道105'兩端的外露在環形凹槽106內的部分所構成的直線,對金屬層130、晶圓100背面一側的一部分厚度的晶圓100實施切割,形成多條切割槽170,多條切割槽170與多條切割道105'在豎直方向上分別一一對應重合(圖8A),金屬層130經切割後形成多個底部金屬層130'。在一些實施方式中,切割槽170具有延伸至與切割道105'相接觸的深度。然後如圖8B所示在各底部金屬層130'上覆蓋一第二塑封層180,用塑封料來形成第二塑封層180的同時還有一部分塑封料填充在切割槽170內,並且位於各切割槽170內的塑封料1800與第二塑封層180構成一個整體。之後沿每條切割道105'內填充的塑封料1200位於切割道105'兩端的外露在環形凹槽106內的部分所構成的直線,對第一塑封層120、第二塑封層180和填充在切割道105'內的塑封料1200及填充切割槽170內的塑封料1800實施切割,來形成多個半導體器件200E,第二塑封層180經切割形成覆蓋在各底部金屬層130'上的底部塑封層180',而第一塑封層120經切割形成覆蓋在各晶片101正面上的頂部塑封層120",並且各金屬凸塊111均從頂部塑封層120"中外露出來。In some embodiments, such as after the completion of FIGS. 7A-7D, the cutting step of FIG. 7E is not performed, but the molding compound filled in each of the cutting lanes 105' is first on the side of the thinned back side of the wafer 100. a line 1200 is formed at a portion of the dicing street 105' exposed in the annular groove 106, and the metal layer 130 and a portion of the wafer 100 having a thickness on the back side of the wafer 100 are cut to form a plurality of cutting grooves 170. The plurality of cutting grooves 170 and the plurality of cutting channels 105' are respectively in one-to-one correspondence in the vertical direction (FIG. 8A), and the metal layer 130 is cut to form a plurality of bottom metal layers 130'. In some embodiments, the cutting slot 170 has a depth that extends into contact with the cutting track 105'. Then, a second molding layer 180 is covered on each of the bottom metal layers 130' as shown in FIG. 8B, and a second molding layer 180 is formed by using a molding compound, and a part of the molding compound is filled in the cutting groove 170, and is located in each cutting. The molding compound 1800 in the groove 170 is integrally formed with the second molding layer 180. Then, the molding compound 1200 filled in each of the cutting lanes 105' is located at a line formed by the portion of the cutting lane 105' exposed inside the annular groove 106, and the first molding layer 120, the second molding layer 180, and the filling layer are filled in The molding compound 1200 in the cutting lane 105' and the molding compound 1800 in the filling cutting groove 170 are cut to form a plurality of semiconductor devices 200E, and the second molding layer 180 is cut to form a bottom molding covering the bottom metal layers 130'. The layer 180' is formed, and the first molding layer 120 is cut to form a top molding layer 120" covering the front surface of each wafer 101, and each of the metal bumps 111 is exposed from the top molding layer 120".

同樣,切口115的寬度隨著切割刀240的刀寬而改變,這也決定了晶片101四周的側壁上是否包覆有側部塑封層。例如圖7E中晶片101的側壁上並未覆蓋任何經由對填充在切割道105'內的塑封料1200的切割所形成的側部塑封層,與此相反的是,圖8C中,切割刀240的刀寬小於切割道105'、切割槽170的寬度,則填充在切割道105'內的塑封料1200被切割後形成第一側部塑封層1200',填充在切割槽107內的塑封料1800被切割後形成第二側部塑封層1800'。第一側部塑封層1200'包覆在晶片101的靠近其正面一側的一部分厚度的晶片的側壁上,與此同時第二側部塑封層1800'包覆在晶片101的靠近其背面一側的一部分厚度的晶片的側壁上。第一側部塑封層1200'、第二側部塑封層1800'呈現為沒有頂蓋和底蓋的方形筒狀外殼結構,均含有橫截面為矩形的內腔來容納晶片,其橫截面均為含一個內部矩形開口的環形方框。如此一來,在半導體器件200E中,第一側部塑封層1200'與頂部塑封層120"連接構成一個整體,第二側部塑封層1800'與底部塑封層180'連接構成一個整體,而且晶片101的側壁就被相互鄰接的第一側部塑封層1200'、第二側部塑封層1800'完全密封起來,以致此時的晶片101被完全密封。在另一些圖中未示出的可選實施方式中,切割槽170並未達到與切割道105'相接觸的深度,兩者之間存有間距,此時除了第一側部塑封層1200'包覆在靠近晶片正面一側的一部分厚度的晶片101的側壁上,及第二側部塑封層1800'包覆在靠近晶片背面一側的一部分厚度的晶片的側壁上之外,晶片101的較中間的一部分厚度的部分1010的側壁仍然是裸露的,正如圖9D所示的半導體器件200E',此時第一、第二側部塑封層相互間隔開。Similarly, the width of the slit 115 varies with the knife width of the cutter 240, which also determines whether the side walls of the wafer 101 are covered with a side molding layer. For example, the sidewall of the wafer 101 in FIG. 7E is not covered by any of the side molding layers formed by the cutting of the molding compound 1200 filled in the cutting lane 105'. In contrast, in FIG. 8C, the cutting blade 240 is The width of the blade is smaller than the width of the cutting path 105' and the cutting groove 170. Then, the molding compound 1200 filled in the cutting path 105' is cut to form a first side molding layer 1200', and the molding compound 1800 filled in the cutting groove 107 is A second side molding layer 1800' is formed after cutting. The first side plastic sealing layer 1200' is coated on the sidewall of the wafer of a portion of the thickness of the wafer 101 near the front side thereof, while the second side plastic sealing layer 1800' is coated on the side of the wafer 101 near the back side thereof. A portion of the thickness of the wafer is on the sidewall. The first side plastic sealing layer 1200' and the second side plastic sealing layer 1800' are presented as a square cylindrical outer casing structure without a top cover and a bottom cover, each of which has a rectangular cavity with a rectangular cross section to accommodate the wafer, and the cross section thereof is An annular box with an internal rectangular opening. In this way, in the semiconductor device 200E, the first side plastic sealing layer 1200' and the top plastic sealing layer 120" are integrally connected, and the second side plastic sealing layer 1800' is connected with the bottom plastic sealing layer 180' to form a whole, and the wafer The side walls of 101 are completely sealed by the first side molding layer 1200' and the second side molding layer 1800' adjacent to each other, so that the wafer 101 at this time is completely sealed. Optional not shown in other figures In an embodiment, the cutting groove 170 does not reach the depth of contact with the cutting track 105', and there is a gap between the two, except that the first side plastic sealing layer 1200' covers a part of the thickness near the front side of the wafer. On the side wall of the wafer 101, and the second side plastic encapsulation layer 1800' is coated on the sidewall of a portion of the thickness of the wafer near the back side of the wafer, the sidewall of the portion 1010 of the intermediate portion of the wafer 101 is still The bare, as shown in FIG. 9D, semiconductor device 200E', in which case the first and second side plastic encapsulation layers are spaced apart from each other.

為了更詳細的理解半導體器件200A、200B、200E、200E'的結構,圖9A~9D是分別將它們成倍放大進行比較的示意圖,因為半導體器件200C、200D與半導體器件200A在結構上沒有差異所以沒有羅列。In order to understand the structure of the semiconductor devices 200A, 200B, 200E, and 200E' in more detail, FIGS. 9A to 9D are schematic views in which they are multiplied and compared, respectively, because the semiconductor devices 200C, 200D and the semiconductor device 200A are not structurally different. Not listed.

再對比背景技術中圖1所示的流程,發現本申請上述所有方法所獲得的半導體器件200A~200E的最終狀態均是各自具有的金屬凸塊111朝下,這意味著普通的晶片粘貼設備(非專用的晶片倒裝設備)便可以將它們直接從粘貼膜160上拾取至承載基板上進行粘貼,而無須再翻轉。如果金屬凸塊111本身是焊錫材料,則其可以與承載基板上的承接區域(如指定的金屬區域或焊盤)直接進行焊接,如果金屬凸塊111不具粘接功能,則還要在承接區域額外的塗覆粘結材料以實現兩者的電性及機械結合。換言之,本申請揭示的任意一種獲得半導體器件的方法,均可將圖1的步驟S1~12中虛線框定的步驟S2~S3予以替換,同時在虛線框定的步驟S5中無需採用晶片倒裝設備而可以利用普通的晶片粘貼設備將晶片拾取到承載基板上實現倒裝安裝,而其他的步驟S1、S4、S6~S12則可以完全一致。Referring to the flow chart shown in FIG. 1 in the background art, it is found that the final state of the semiconductor devices 200A to 200E obtained by all the methods of the present application are each having the metal bumps 111 facing downward, which means that the ordinary wafer bonding apparatus ( Non-dedicated wafer flip-chip devices can be picked up directly from the adhesive film 160 onto the carrier substrate for pasting without having to flip. If the metal bump 111 itself is a solder material, it can be directly soldered to a receiving area (such as a specified metal area or pad) on the carrier substrate, and if the metal bump 111 does not have a bonding function, it is also in the receiving area. Additional coating of the bonding material to achieve electrical and mechanical bonding of the two. In other words, any of the methods for obtaining a semiconductor device disclosed in the present application can replace the steps S2 to S3 of the dashed line in steps S1 to S12 of FIG. 1 , and the step of substituting the chip in the dotted line does not require the use of a wafer flip device. The wafer can be picked up onto the carrier substrate by conventional wafer bonding equipment to achieve flip-chip mounting, while the other steps S1, S4, S6~S12 can be completely identical.

以上,通過說明和附圖,給出了具體實施方式的特定結構的典型實施例,上述發明提出了現有的較佳實施例,但這些內容並不作為局限。對於本領域的技術人員而言,閱讀上述說明後,各種變化和修正無疑將顯而易見。因此,所附的申請專利範圍書應看作是涵蓋本發明的真實意圖和範圍的全部變化和修正。在申請專利範圍書範圍內任何和所有等價的範圍與內容,都應認為仍屬本發明的意圖和範圍內。The exemplary embodiments of the specific structures of the specific embodiments have been described above by way of illustration and the accompanying drawings. Various changes and modifications will no doubt become apparent to those skilled in the <RTIgt; Accordingly, the appended claims are intended to cover all such modifications and Any and all equivalent ranges and contents within the scope of the claims are intended to be within the spirit and scope of the invention.

100a...支撐環100a. . . Support ring

130...金屬層130. . . Metal layer

250...研磨輪250. . . Grinding wheel

Claims (16)

一種製備應用在倒裝安裝工藝上的半導體器件的方法,其特徵在於,包括以下步驟:
在晶圓正面覆蓋一第一塑封層,所述第一塑封層的半徑小於晶圓的半徑以在晶圓正面的邊緣處留下未被所述第一塑封層所覆蓋的一第一環形區;
沿每條切割道延伸至第一環形區內的兩端構成的直線對第一塑封層實施切割形成多條基準線;
翻轉晶圓至其背面朝上,在其背面實施研磨以減薄晶圓;
在晶圓的減薄背面沉積一金屬層;
翻轉晶圓至其減薄背面帶有的金屬層朝下及在金屬層上粘附一層粘貼膜;
沿著所述基準線對第一塑封層及晶圓和金屬層實施切割,形成多個半導體器件,半導體器件包含正面帶有由第一塑封層切割形成的頂部塑封層和背面帶有由金屬層切割形成的底部金屬層的晶片;
同時翻轉各晶片和各底部金屬層上粘附的粘貼膜,至底部金屬層朝上,並在各頂部塑封層上粘附另一層粘貼膜;
剝離底部金屬層上所粘附的粘貼膜,並在無翻轉的條件下將所述半導體器件拾取並安裝至承載基板上以實現倒裝安裝。
A method of fabricating a semiconductor device for use in a flip-chip mounting process, comprising the steps of:
Covering a front surface of the wafer with a first plastic sealing layer, the first plastic sealing layer having a radius smaller than a radius of the wafer to leave a first ring not covered by the first plastic sealing layer at an edge of the front surface of the wafer Area;
Cutting a first plastic sealing layer to form a plurality of reference lines along a straight line formed by each of the cutting paths extending to both ends of the first annular region;
Flip the wafer to the back side up and perform grinding on the back side to thin the wafer;
Depositing a metal layer on the back side of the thinned wafer;
Flip the wafer to the thinned back side with the metal layer facing down and a layer of adhesive film adhered to the metal layer;
Cutting the first plastic encapsulation layer and the wafer and the metal layer along the reference line to form a plurality of semiconductor devices, the semiconductor device comprising a front surface with a top molding layer formed by cutting the first plastic sealing layer and a back surface with a metal layer Cutting the formed bottom metal layer of the wafer;
Simultaneously flipping the adhesive film adhered to each wafer and each of the bottom metal layers until the bottom metal layer faces upward, and another adhesive film is adhered to each of the top plastic sealing layers;
The adhesive film adhered to the bottom metal layer is peeled off, and the semiconductor device is picked up and mounted on the carrier substrate without flipping to achieve flip-chip mounting.
如申請專利範圍第1項所述的方法,其特徵在於,在晶圓所包含的晶片的正面設置有多個焊墊,並在並在晶圓正面形成第一塑封層之前先在各焊墊上植上金屬凸塊。The method of claim 1, wherein a plurality of pads are disposed on a front surface of the wafer included in the wafer, and are disposed on each of the pads before forming the first plastic layer on the front side of the wafer. Planted with metal bumps. 如申請專利範圍第2項所述的方法,其特徵在於,形成第一塑封層的步驟中,所述第一塑封層完全將各金屬凸塊包覆住;以及
在形成第一塑封層之後,對第一塑封層實施研磨減薄至各金屬凸塊從第一塑封層中予以外露。
The method of claim 2, wherein in the step of forming the first plastic seal layer, the first plastic seal layer completely covers the metal bumps; and after forming the first plastic seal layer, The first plastic seal layer is subjected to grinding and thinning until each of the metal bumps is exposed from the first plastic seal layer.
如申請專利範圍第2項所述的方法,其特徵在於,形成第一塑封層的步驟中,所述第一塑封層的厚度小於金屬凸塊的高度,使各金屬凸塊均從第一塑封層中予以外露。The method of claim 2, wherein in the step of forming the first plastic seal layer, the thickness of the first plastic seal layer is smaller than the height of the metal bump, so that each metal bump is from the first plastic seal. Exposed in the layer. 如申請專利範圍第1項所述的方法,其特徵在於,在晶圓正面形成第一塑封層之前,先沿著切割道實施切割,以增加切割道的深度,從而在形成第一塑封層之後,沿每條切割道內填充的塑封料位於切割道兩端的外露在第一環形區內的部分所構成的直線,對第一塑封層實施切割形成多條基準線。The method of claim 1, wherein before the first plastic layer is formed on the front side of the wafer, cutting is performed along the scribe line to increase the depth of the scribe line, thereby forming the first plastic layer. The first plastic sealing layer is cut to form a plurality of reference lines along a straight line formed by a portion of the cutting passage filled in each of the cutting passages exposed at the two ends of the cutting passage. 如申請專利範圍第1或5項所述的方法,其特徵在於,在晶圓背面研磨的步驟中,只在晶圓背面的中心區域研磨以形成一圓形凹槽,同時保留晶圓具有原始厚度的周邊部分,以形成晶圓邊緣處的一支撐環;以及
在完成晶圓的研磨之後,將晶圓的帶有所述支撐環的周邊部分切割掉。
The method of claim 1 or 5, wherein in the step of back grinding of the wafer, only the central region of the back surface of the wafer is ground to form a circular groove while the wafer remains intact. a peripheral portion of the thickness to form a support ring at the edge of the wafer; and after the polishing of the wafer is completed, the peripheral portion of the wafer with the support ring is cut away.
一種製備應用在倒裝安裝工藝上的半導體器件的方法,其特徵在於,包括以下步驟:
沿著晶圓正面的切割道實施切割,以增加切割道的深度;
在晶圓正面覆蓋一第一塑封層;
翻轉晶圓至其背面朝上,在其背面的實施研磨以減薄晶圓;
在晶圓的減薄背面沉積一金屬層;
在晶圓帶有金屬層的減薄背面的一側,繞著晶圓的邊緣對金屬層的周邊部分和對晶圓的一部分厚度的周邊部分實施研磨,形成環繞在晶圓邊緣處的凹陷于其減薄背面的一環形凹槽,至切割道內填充的塑封料位於切割道兩端的部分在該環形凹槽中予以外露;
在所述第一塑封層上粘附一粘貼膜;
沿每條切割道內填充的塑封料位於切割道兩端的外露在環形凹槽內的部分所構成的直線對第一塑封層、晶圓、金屬層和填充在切割道內的塑封料實施切割,以形成多個半導體器件;
在無翻轉的條件下將所述半導體器件拾取並安裝至承載基板上以實現倒裝安裝。
A method of fabricating a semiconductor device for use in a flip-chip mounting process, comprising the steps of:
Cutting along the scribe line on the front side of the wafer to increase the depth of the scribe line;
Covering a front surface of the wafer with a first plastic seal layer;
Flip the wafer to the back side up, and perform grinding on the back side to thin the wafer;
Depositing a metal layer on the back side of the thinned wafer;
On the side of the wafer with the thinned back side of the metal layer, the peripheral portion of the metal layer and the peripheral portion of a portion of the thickness of the wafer are ground around the edge of the wafer to form a recess around the edge of the wafer. Thinning an annular groove on the back surface, and a portion of the molding compound filled in the cutting path at both ends of the cutting path is exposed in the annular groove;
Adhering a paste film on the first plastic seal layer;
Cutting a first plastic layer, a wafer, a metal layer and a molding compound filled in the cutting channel along a straight line formed by a portion of the molding material filled in each of the cutting channels exposed at the two ends of the cutting path, Forming a plurality of semiconductor devices;
The semiconductor device is picked up and mounted on a carrier substrate without flipping to achieve flip-chip mounting.
如申請專利範圍第7項所述的方法,其特徵在於,在晶圓背面研磨的步驟中,只在晶圓背面的中心區域研磨以形成一圓形凹槽,同時保留晶圓具有原始厚度的周邊部分以形成晶圓邊緣處的一支撐環;以及
形成所述環形凹槽的步驟中,在對金屬層的周邊部分和晶圓的一部分厚度的周邊部分進行研磨的同時,還將所述支撐環一併研磨掉。
The method of claim 7, characterized in that in the step of back grinding of the wafer, only the central region of the back surface of the wafer is ground to form a circular groove while retaining the original thickness of the wafer. a peripheral portion to form a support ring at the edge of the wafer; and in the step of forming the annular groove, the support is also performed while grinding a peripheral portion of the metal layer and a peripheral portion of a portion of the thickness of the wafer The rings are ground together.
如申請專利範圍第7項所述的方法,其特徵在於,對第一塑封層、晶圓、金屬層和填充在切割道內的塑封料實施切割的步驟中,採用的切割刀的刀寬大於或等於深度加深了的切割道的寬度,晶圓經切割後形成多個晶片,並且切割道內填充的塑封料經切割後被完全切割掉,使晶片的側壁裸露在外。The method of claim 7, wherein the step of cutting the first plastic seal layer, the wafer, the metal layer, and the molding compound filled in the cutting lane, the cutter width of the cutter is larger than Or equal to the width of the deepened scribe line, the wafer is cut to form a plurality of wafers, and the molding compound filled in the scribe line is completely cut after being cut, so that the sidewall of the wafer is exposed. 如申請專利範圍第7項所述的方法,其特徵在於,對第一塑封層、晶圓、金屬層和填充在切割道內的塑封料實施切割的步驟中,採用的切割刀的刀寬小於深度加深了的切割道的寬度,晶圓經切割後形成多個晶片,並且切割道內填充的塑封料經切割後,形成包覆在晶片的靠近其正面一側的一部分厚度的部分的側壁上的第一側部塑封層。The method of claim 7, characterized in that in the step of cutting the first plastic seal layer, the wafer, the metal layer and the molding compound filled in the cutting lane, the cutter width of the cutter is smaller than The depth of the deepened scribe line is deepened, and the wafer is cut to form a plurality of wafers, and the molding compound filled in the scribe line is cut to form a sidewall covering a portion of the thickness of the wafer near the front side thereof. The first side of the plastic layer. 一種製備應用在倒裝安裝工藝上的半導體器件的方法,其特徵在於,包括以下步驟:
沿著晶圓正面的切割道實施切割,以增加切割道的深度;
在晶圓正面覆蓋一第一塑封層;
翻轉晶圓至其背面朝上,在其背面的實施研磨以減薄晶圓;
在晶圓的減薄背面沉積一金屬層;
在晶圓帶有金屬層的減薄背面的一側,繞著晶圓的邊緣對金屬層的周邊部分和對晶圓的一部分厚度的周邊部分實施研磨,形成環繞在晶圓邊緣處的凹陷于其減薄背面的一環形凹槽,至切割道內填充的塑封料位於切割道兩端的部分在該環形凹槽中予以外露;
在所述第一塑封層上粘附一粘貼膜;
在晶圓的減薄背面的一側,沿每條切割道內填充的塑封料位於切割道兩端的外露在環形凹槽內的部分所構成的直線對金屬層、晶圓實施切割,形成分別與切割道在豎直方向上一一對應重合的多條切割槽;及
在由金屬層切割所形成的各底部金屬層上覆蓋一第二塑封層;
沿每條切割道內填充的塑封料位於切割道兩端的外露在環形凹槽內的部分所構成的直線,對第一、第二塑封層和分別填充在切割道及切割槽內的塑封料實施切割,以形成多個半導體器件;
在無翻轉的條件下將所述半導體器件拾取並安裝至承載基板上以實現倒裝安裝。
A method of fabricating a semiconductor device for use in a flip-chip mounting process, comprising the steps of:
Cutting along the scribe line on the front side of the wafer to increase the depth of the scribe line;
Covering a front surface of the wafer with a first plastic seal layer;
Flip the wafer to the back side up, and perform grinding on the back side to thin the wafer;
Depositing a metal layer on the back side of the thinned wafer;
On the side of the wafer with the thinned back side of the metal layer, the peripheral portion of the metal layer and the peripheral portion of a portion of the thickness of the wafer are ground around the edge of the wafer to form a recess around the edge of the wafer. Thinning an annular groove on the back surface, and a portion of the molding compound filled in the cutting path at both ends of the cutting path is exposed in the annular groove;
Adhering a paste film on the first plastic seal layer;
On the side of the thinned back side of the wafer, the metal layer and the wafer are cut along the straight line formed by the portion of the dicing material filled in each of the dicing streets which are exposed in the annular groove at both ends of the dicing street, respectively forming a plurality of cutting grooves in which the cutting paths are overlapped in the vertical direction; and a second plastic sealing layer is covered on each of the bottom metal layers formed by cutting the metal layers;
A straight line formed by a portion of the cutting material filled in each of the cutting channels which is exposed in the annular groove at both ends of the cutting path, and the first and second plastic sealing layers and the molding compound filled in the cutting channel and the cutting groove respectively Cutting to form a plurality of semiconductor devices;
The semiconductor device is picked up and mounted on a carrier substrate without flipping to achieve flip-chip mounting.
如申請專利範圍第11項所述的方法,其特徵在於,在晶圓背面研磨的步驟中,只在晶圓背面的中心區域研磨以形成一圓形凹槽,同時保留晶圓具有原始厚度的周邊部分,以形成晶圓邊緣處的一支撐環;以及
形成所述環形凹槽的步驟中,在對金屬層的周邊部分和晶圓的一部分厚度的周邊部分進行研磨的同時,還將所述支撐環一併研磨掉。
The method of claim 11, wherein in the step of back grinding of the wafer, only the central region of the back surface of the wafer is ground to form a circular groove while retaining the original thickness of the wafer. a peripheral portion to form a support ring at the edge of the wafer; and in the step of forming the annular groove, while grinding the peripheral portion of the metal layer and a peripheral portion of a portion of the thickness of the wafer, The support rings are ground together.
如申請專利範圍第11項所述的方法,其特徵在於,第二塑封層經切割後形成覆蓋在底部金屬層上的底部塑封層;以及
填充在切割道、切割槽內的塑封料被切割後分別形成相互鄰接的第一側部塑封層、第二側部塑封層,第一側部塑封層包覆在晶片的靠近其正面一側的一部分厚度的部分的側壁上,第二側部塑封層包覆在晶片的靠近其背面一側的一部分厚度的部分的側壁上。
The method of claim 11, wherein the second plastic sealing layer is cut to form a bottom plastic sealing layer covering the bottom metal layer; and the molding compound filled in the cutting channel and the cutting groove is cut. Forming a first side plastic sealing layer and a second side plastic sealing layer respectively adjacent to each other, the first side plastic sealing layer covering the sidewall of a portion of the thickness of the wafer near the front side thereof, and the second side plastic sealing layer Covered on the sidewall of a portion of the thickness of the portion of the wafer near the back side thereof.
如申請專利範圍第11項所述的方法,其特徵在於,第二塑封層經切割後形成覆蓋在底部金屬層上的底部塑封層;以及
填充在切割道、切割槽內的塑封料被切割後分別形成相互間隔開的第一側部塑封層、第二側部塑封層,第一側部塑封層包覆在晶片的靠近其正面一側的一部分厚度的部分的側壁上,第二側部塑封層包覆在晶片的靠近其背面一側的一部分厚度的部分的側壁上,晶片的較中間的一部分厚度的部分的側壁是裸露的。
The method of claim 11, wherein the second plastic sealing layer is cut to form a bottom plastic sealing layer covering the bottom metal layer; and the molding compound filled in the cutting channel and the cutting groove is cut. Separatingly forming a first side plastic sealing layer and a second side plastic sealing layer, the first side plastic sealing layer is coated on a sidewall of a portion of the wafer near a front side thereof, and the second side is plastically sealed. The layer is coated on the sidewall of a portion of the thickness of the portion of the wafer near the back side thereof, and the sidewall of the portion of the intermediate portion of the thickness of the wafer is bare.
一種製備應用在倒裝安裝工藝上的半導體器件的方法,其特徵在於,包括以下步驟:
在晶圓正面覆蓋一第一塑封層;
翻轉晶圓至其背面朝上,在其背面的實施研磨以減薄晶圓;
在晶圓的減薄背面沉積一金屬層;
繞著晶圓的邊緣對金屬層的周邊部分進行研磨,以形成晶圓的減薄背面的位於晶圓邊緣處的未被金屬層覆蓋的一第二環形區;
在所述第一塑封層上粘附一粘貼膜;
通過紅外線探測的方式從第二環形區透過晶圓探測每條切割道的與第二環形區形成交疊的兩端,並利用所探測的兩端構成的直線對金屬層、晶圓和第一塑封層實施切割,以形成多個半導體器件;
在無翻轉的條件下將所述半導體器件拾取並安裝至承載基板上以實現倒裝安裝。
A method of fabricating a semiconductor device for use in a flip-chip mounting process, comprising the steps of:
Covering a front surface of the wafer with a first plastic seal layer;
Flip the wafer to the back side up, and perform grinding on the back side to thin the wafer;
Depositing a metal layer on the back side of the thinned wafer;
Grinding a peripheral portion of the metal layer around the edge of the wafer to form a second annular region of the thinned back surface of the wafer that is not covered by the metal layer at the edge of the wafer;
Adhering a paste film on the first plastic seal layer;
Detecting, by infrared detection, the ends of each of the dicing streets that overlap the second annular region from the second annular region, and using the detected straight ends to form a metal layer, a wafer, and the first The molding layer performs cutting to form a plurality of semiconductor devices;
The semiconductor device is picked up and mounted on a carrier substrate without flipping to achieve flip-chip mounting.
如申請專利範圍第15項所述的方法,其特徵在於,在晶圓背面研磨的步驟中,只在晶圓背面的中心區域研磨以形成一圓形凹槽,同時保留晶圓具有原始厚度的周邊部分以形成晶圓邊緣處的一支撐環;以及對金屬層進行研磨的步驟中,先將所述支撐環研磨掉。
The method of claim 15, wherein in the step of back grinding of the wafer, only the central region of the back surface of the wafer is ground to form a circular groove while retaining the original thickness of the wafer. The peripheral portion is formed by forming a support ring at the edge of the wafer; and in the step of grinding the metal layer, the support ring is first ground.
TW102114521A 2013-04-24 2013-04-24 An assembly method of flip chip mounting TWI518809B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW102114521A TWI518809B (en) 2013-04-24 2013-04-24 An assembly method of flip chip mounting

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102114521A TWI518809B (en) 2013-04-24 2013-04-24 An assembly method of flip chip mounting

Publications (2)

Publication Number Publication Date
TW201442126A TW201442126A (en) 2014-11-01
TWI518809B true TWI518809B (en) 2016-01-21

Family

ID=52422990

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102114521A TWI518809B (en) 2013-04-24 2013-04-24 An assembly method of flip chip mounting

Country Status (1)

Country Link
TW (1) TWI518809B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112490186B (en) * 2020-11-25 2024-06-14 通富微电子股份有限公司 Multi-chip packaging method
CN113594106B (en) * 2021-09-28 2021-12-17 江苏长晶科技有限公司 Chip scale package

Also Published As

Publication number Publication date
TW201442126A (en) 2014-11-01

Similar Documents

Publication Publication Date Title
TWI529893B (en) An assembly method of die with thick metal
US9196534B2 (en) Method for preparing semiconductor devices applied in flip chip technology
TWI466250B (en) Large soldering area wafer level package structure and the fabrication method thereof
CN104124176B (en) Application and preparation is in the method for being flip-chip mounted technologic semiconductor devices
US9087828B2 (en) Semiconductor device with thick bottom metal and preparation method thereof
TWI455215B (en) Semiconductor package and manufacturing method thereof
US8563361B2 (en) Packaging method of molded wafer level chip scale package (WLCSP)
US8486803B2 (en) Wafer level packaging method of encapsulating the bottom and side of a semiconductor chip
CN219303648U (en) Semiconductor packaging structure
US8778735B1 (en) Packaging method of molded wafer level chip scale package (WLCSP)
WO2018196630A1 (en) Sensor package structure manufacturing method and sensor package structure
CN105551945B (en) Reduce the method for interfacial stress in wafer bonding technique
TWI518809B (en) An assembly method of flip chip mounting
TWI447798B (en) Method of avoiding resin outflow from the wafer scribe line in wlcsp
US9520380B2 (en) Wafer process for molded chip scale package (MCSP) with thick backside metallization
CN109273406B (en) Packaging method of wafer-level chip
US20160155688A9 (en) Method for packaging a power device with bottom source electrode
TWI503929B (en) Bottom source and assembly method
TWI536507B (en) A ultrathin semiconductor device
CN108100986A (en) Eutectic bonding method and semiconductor device
TWI427717B (en) A method of flip chip package
TWI466199B (en) Wafer level clip and process of manufacture
TWI447824B (en) A Method Of Molded Wafer Level Chip Size Package
TWI352410B (en) Cdim package structure with pre-setting fan out st
TWI536471B (en) An assembly method of fabricating ultra-thin chips at the wafer level molding process combined with thermal press solder ball