TWI502333B - 用於節省功率和節省面積計算的異構性多處理器設計 - Google Patents

用於節省功率和節省面積計算的異構性多處理器設計 Download PDF

Info

Publication number
TWI502333B
TWI502333B TW102127477A TW102127477A TWI502333B TW I502333 B TWI502333 B TW I502333B TW 102127477 A TW102127477 A TW 102127477A TW 102127477 A TW102127477 A TW 102127477A TW I502333 B TWI502333 B TW I502333B
Authority
TW
Taiwan
Prior art keywords
core
new
cores
workload
determining
Prior art date
Application number
TW102127477A
Other languages
English (en)
Chinese (zh)
Other versions
TW201418972A (zh
Inventor
Gary D Hicok
Matthew Raymond Longnecker
Rahul Gautam Patel
Original Assignee
Nvidia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/723,995 external-priority patent/US9569279B2/en
Application filed by Nvidia Corp filed Critical Nvidia Corp
Publication of TW201418972A publication Critical patent/TW201418972A/zh
Application granted granted Critical
Publication of TWI502333B publication Critical patent/TWI502333B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5094—Allocation of resources, e.g. of the central processing unit [CPU] where the allocation takes into account power or heat criteria
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00—Indexing scheme relating to G06F9/00
    • G06F2209/50—Indexing scheme relating to G06F9/50
    • G06F2209/5022—Workload threshold
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
TW102127477A 2012-07-31 2013-07-31 用於節省功率和節省面積計算的異構性多處理器設計 TWI502333B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201261678026P 2012-07-31 2012-07-31
US13/723,995 US9569279B2 (en) 2012-07-31 2012-12-21 Heterogeneous multiprocessor design for power-efficient and area-efficient computing
US201313931122A 2013-06-28 2013-06-28

Publications (2)

Publication Number Publication Date
TW201418972A TW201418972A (zh) 2014-05-16
TWI502333B true TWI502333B (zh) 2015-10-01

Family

ID=50625698

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102127477A TWI502333B (zh) 2012-07-31 2013-07-31 用於節省功率和節省面積計算的異構性多處理器設計

Country Status (2)

Country Link
DE (1) DE102013108041B4 (de)
TW (1) TWI502333B (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9898071B2 (en) 2014-11-20 2018-02-20 Apple Inc. Processor including multiple dissimilar processor cores
US9958932B2 (en) * 2014-11-20 2018-05-01 Apple Inc. Processor including multiple dissimilar processor cores that implement different portions of instruction set architecture
US9928115B2 (en) 2015-09-03 2018-03-27 Apple Inc. Hardware migration between dissimilar cores

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100146513A1 (en) * 2008-12-09 2010-06-10 Intel Corporation Software-based Thread Remapping for power Savings
TW201205274A (en) * 2010-06-30 2012-02-01 Via Tech Inc Microprocessor, method of operating microprocessor and computer program product
TW201211756A (en) * 2010-05-25 2012-03-16 Nvidia Corp System and method for power optimization
US8140876B2 (en) * 2009-01-16 2012-03-20 International Business Machines Corporation Reducing power consumption of components based on criticality of running tasks independent of scheduling priority in multitask computer

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6501999B1 (en) 1999-12-22 2002-12-31 Intel Corporation Multi-processor mobile computer system having one processor integrated with a chipset
US6981083B2 (en) 2002-12-05 2005-12-27 International Business Machines Corporation Processor virtualization mechanism via an enhanced restoration of hard architected states
US9063730B2 (en) 2010-12-20 2015-06-23 Intel Corporation Performing variation-aware profiling and dynamic core allocation for a many-core processor
US8910177B2 (en) 2011-04-14 2014-12-09 Advanced Micro Devices, Inc. Dynamic mapping of logical cores

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100146513A1 (en) * 2008-12-09 2010-06-10 Intel Corporation Software-based Thread Remapping for power Savings
US8140876B2 (en) * 2009-01-16 2012-03-20 International Business Machines Corporation Reducing power consumption of components based on criticality of running tasks independent of scheduling priority in multitask computer
TW201211756A (en) * 2010-05-25 2012-03-16 Nvidia Corp System and method for power optimization
TW201205274A (en) * 2010-06-30 2012-02-01 Via Tech Inc Microprocessor, method of operating microprocessor and computer program product

Also Published As

Publication number Publication date
TW201418972A (zh) 2014-05-16
DE102013108041B4 (de) 2024-01-04
DE102013108041A1 (de) 2014-05-22

Similar Documents

Publication Publication Date Title
US9569279B2 (en) Heterogeneous multiprocessor design for power-efficient and area-efficient computing
US20110213950A1 (en) System and Method for Power Optimization
TWI574159B (zh) 在處理器中用於使非核心領域能夠控制記憶體頻寬之方法與系統及處理器（二）
KR101773224B1 (ko) 전력-최적화된 인터럽트 전달
US8924758B2 (en) Method for SOC performance and power optimization
TW201211756A (en) System and method for power optimization
JP5905408B2 (ja) マルチｃｐｕシステムとそれを含むコンピューティングシステム
US20120331275A1 (en) System and method for power optimization
JP5093620B2 (ja) プラットフォームベースのアイドルタイム処理
US8607177B2 (en) Netlist cell identification and classification to reduce power consumption
TWI570548B (zh) 包括執行指令集架構之不同部分之多個相異處理器核心之處理器
TWI493332B (zh) 用於電力管理的方法與設備及其平台與電腦可讀取媒體
JP2014528115A (ja) 電力効率の優れたプロセッサアーキテクチャ
TWI553549B (zh) 包括多個不同處理器核心之處理器
JP2017519294A (ja) フラッシュメモリベースストレージデバイスのマルチホスト電力コントローラ（ｍｈｐｃ）
TWI502333B (zh) 用於節省功率和節省面積計算的異構性多處理器設計
US11989563B2 (en) Dynamic bios policy for hybrid graphics platforms
US20230280809A1 (en) Method and apparatus to control power supply rails during platform low power events for enhanced usb-c user experience
US20240028222A1 (en) Sleep mode using shared memory between two processors of an information handling system
US20230090126A1 (en) Device and method for reducing save-restore latency using address linearization
US20110286289A1 (en) System and method of selectively varying supply voltage without level shifting data signals
JP2006338615A (ja) データ通信システム
CN112486870A (zh) 计算机系统及计算机系统控制方法
JP2012208693A (ja) 半導体集積回路