TWI497597B - Substrate handling method - Google Patents

Substrate handling method Download PDF

Info

Publication number
TWI497597B
TWI497597B TW096123567A TW96123567A TWI497597B TW I497597 B TWI497597 B TW I497597B TW 096123567 A TW096123567 A TW 096123567A TW 96123567 A TW96123567 A TW 96123567A TW I497597 B TWI497597 B TW I497597B
Authority
TW
Taiwan
Prior art keywords
oxide film
nitride film
substrate
processing method
film
Prior art date
Application number
TW096123567A
Other languages
Chinese (zh)
Other versions
TW200818316A (en
Inventor
Eiichi Nishimura
Koichi Yatsuda
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW200818316A publication Critical patent/TW200818316A/en
Application granted granted Critical
Publication of TWI497597B publication Critical patent/TWI497597B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67069Apparatus for fluid treatment for etching for drying etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Drying Of Semiconductors (AREA)

Description

基板處理方法Substrate processing method

本發明係關於基板處理方法,尤其是與用以實施形成著熱氧化膜及氮化矽膜之基板之處理的基板處理方法相關。The present invention relates to a substrate processing method, and more particularly to a substrate processing method for performing a process of forming a substrate on which a thermal oxide film and a tantalum nitride film are formed.

具有:利用熱氧化處理所形成之熱氧化膜,例如,氧化矽膜;及利用CVD處理等所形成之氮化矽膜;之半導體裝置用之晶圓(基板)係大家所熟知。氮化矽膜被當做用以分離反射防止(BARC)膜或閘極與源極/汲極之隔離件來使用。此外,熱氧化膜係用以構成閘極氧化膜。There are: a thermal oxide film formed by thermal oxidation treatment, for example, a hafnium oxide film; and a tantalum nitride film formed by a CVD process or the like; and a wafer (substrate) for a semiconductor device is well known. The tantalum nitride film is used as a spacer for separating the reflection preventing (BARC) film or the gate and the source/drain. Further, a thermal oxide film is used to constitute a gate oxide film.

氮化矽膜之蝕刻方法,係實施以氟為構成元素而不以碳為構成元素之化合物氣體之電漿化,例如,實施含有HF氣體之化合物氣體之電漿化,使該經過電漿化之化合物氣體與碳進行反應而形成化學種(自由基),再以化學種蝕刻氮化矽膜之方法係大家所熟知(例如,參照專利文獻1)。The etching method of the tantalum nitride film is performed by slurrying a compound gas containing fluorine as a constituent element and not carbon as a constituent element, for example, performing plasmalization of a compound gas containing HF gas to cause the plasma formation. A method in which a compound gas reacts with carbon to form a chemical species (free radical), and a ruthenium nitride film is chemically etched is known (for example, refer to Patent Document 1).

[專利文獻1]日本特開2003-264183號公報[Patent Document 1] Japanese Patent Laid-Open Publication No. 2003-264183

然而,上述化學種也會連熱氧化膜一起蝕刻。例如,於矽基材上形成氧化矽膜(熱氧化膜)做為閘極絕緣膜,此外,於氧化矽膜上形成做為反射防止膜之氮化矽膜之晶圓 時,利用上述蝕刻方法,不但會蝕刻氮化矽膜,連氧化矽膜也會一起蝕刻。因此,通常,因為閘極絕緣膜以薄於反射防止膜之方式形成,在氮化矽膜被除去之前,氧化矽膜會先被除去,結果,連矽基材都會受損(蝕刻)。However, the above chemical species are also etched together with the thermal oxide film. For example, a tantalum oxide film (thermal oxide film) is formed on the tantalum substrate as a gate insulating film, and a wafer of tantalum nitride film as an antireflection film is formed on the tantalum oxide film. At the time of the etching method described above, not only the tantalum nitride film but also the tantalum oxide film is etched together. Therefore, generally, since the gate insulating film is formed in a manner thinner than the anti-reflection film, the yttrium oxide film is removed first before the tantalum nitride film is removed, and as a result, the tantalum substrate is damaged (etched).

本發明之目的係在提供可選擇性地除去氮化膜之基板處理方法。SUMMARY OF THE INVENTION An object of the present invention is to provide a substrate processing method which can selectively remove a nitride film.

為了達成上述目的,申請專利範圍第1項所記載之基板處理方法,係用以對具有藉由熱氧化處理所形成之熱氧化膜及氮化膜之基板進行處理之基板處理方法,其特徵為具有:使含有氧之電漿接觸於前述基板之氧電漿接觸步驟;及用以朝前述含有氧之電漿接觸到的前述基板供應HF氣體之HF氣體供應步驟,於進行HF氣體供應之時,除去腔室內之水分子,前述氮化膜為氮化矽膜,在氧電漿接觸步驟中,變化成一氧化矽膜,在前述熱氧化膜及前述一氧化矽膜同時存在之狀態下,供給HF氣體,前述熱氧化膜及前述一氧化矽膜之密度互相不同,於自前述腔室內除去水分子之後,供給前述HF氣體,使得在前述兩種類之氧化矽膜中之密度低的氧化矽膜上殘留水分子,而選擇性地除去前述密度低的氧化矽膜。In order to achieve the above object, a substrate processing method according to claim 1 is a substrate processing method for processing a substrate having a thermal oxide film and a nitride film formed by thermal oxidation treatment, and is characterized in that And an oxygen plasma contacting step of contacting the oxygen-containing plasma with the substrate; and an HF gas supply step for supplying the HF gas to the substrate contacting the oxygen-containing plasma, when the HF gas is supplied The water molecule in the chamber is removed, and the nitride film is a tantalum nitride film. In the oxygen plasma contact step, the tantalum oxide film is changed, and the thermal oxide film and the first germanium oxide film are simultaneously present. The HF gas, the thermal oxide film and the niobium monoxide film have different densities, and after removing water molecules from the chamber, the HF gas is supplied to make the yttrium oxide film having a low density among the two types of yttrium oxide films. Water molecules are left on the surface, and the ruthenium oxide film having a low density as described above is selectively removed.

申請專利範圍第2項所記載之基板處理方法係如申請專利範圍第1項所記載之基板處理方法,其中,前述基板具備在前述熱氧化膜上突出之凸狀之導電部,前述氮化膜覆蓋前述導電部之側面及頂面,前述氧電漿接觸步驟中,前述含有氧之電漿中之活性種大致與前述側面平行移動而接觸於前述氮化膜。The substrate processing method according to the first aspect of the invention, wherein the substrate includes a convex conductive portion protruding on the thermal oxide film, and the nitride film Covering the side surface and the top surface of the conductive portion, in the oxygen plasma contacting step, the active species in the oxygen-containing plasma moves substantially in parallel with the side surface to contact the nitride film.

申請專利範圍第3項所記載之基板處理方法係如申請專利範圍第2項所記載之基板處理方法,其中,前述活性種至少含有陽離子。The substrate processing method according to the invention of claim 2, wherein the active species contains at least a cation.

申請專利範圍第4項所記載之基板處理方法係如申請 專利範圍第2或3項所記載之基板處理方法,其中,具有選擇性地氧化前述氮化膜之平坦部的選擇性氧化步驟。The substrate processing method described in item 4 of the patent application is as follows The substrate processing method according to Item 2 or 3, wherein the substrate has a selective oxidation step of selectively oxidizing a flat portion of the nitride film.

申請專利範圍第5項所記載之基板處理方法係如申請專利範圍第1項所記載之基板處理方法,其中,前述基板具有在前述熱氧化膜上從該基板之表面垂直突出之凸狀之導電部,前述氮化膜覆蓋前述導電部之側面及頂面,前述氧電漿接觸步驟中,前述含有氧之電漿中之活性種相對於前述基板之表面略垂直地移動而接觸於前述氮化膜。The substrate processing method according to claim 1, wherein the substrate has a convex conductive material that protrudes perpendicularly from the surface of the substrate on the thermal oxide film. The nitride film covers a side surface and a top surface of the conductive portion, and in the oxygen plasma contacting step, the active species in the oxygen-containing plasma moves slightly perpendicular to the surface of the substrate to contact the nitriding membrane.

申請專利範圍第6項所記載之基板處理方法係如申請專利範圍第5項所記載之基板處理方法,其中,具有選擇性地氧化前述氮化膜之平坦部的選擇性氧化步驟。The substrate processing method according to claim 5, wherein the substrate processing method according to claim 5, further comprising a selective oxidation step of selectively oxidizing the flat portion of the nitride film.

申請專利範圍第7項所記載之基板處理方法係如申請專利範圍第1項所記載之基板處理方法,在前述HF氣體供給步驟中,於自前述腔室除去水分子之時,將前述腔室內壓力設定在1.3×102 ~1.1×103 Pa(1~8Torr),將前述腔室內之環境溫度設定在40℃~60℃。The substrate processing method according to claim 1, wherein the HF gas supply step removes water molecules from the chamber during the HF gas supply step. The pressure is set at 1.3 × 10 2 to 1.1 × 10 3 Pa (1 to 8 Torr), and the ambient temperature in the chamber is set at 40 ° C to 60 ° C.

申請專利範圍第8項所記載之基板處理方法係如申請專利範圍第1項所記載之基板處理方法,前述HF氣體係以流量40SCCM~60SCCM被供給。The substrate processing method according to the first aspect of the invention is the substrate processing method according to the first aspect of the invention, wherein the HF gas system is supplied at a flow rate of 40 SCCM to 60 SCCM.

依據申請專利範圍第1項所記載之基板處理方法,使含有氧之電漿接觸具有利用熱氧化處理形成之熱氧化膜及氮化膜之基板,此外,對該基板供應HF氣體。含有氧之電漿使氮化膜變化成氧化膜,HF氣體所產生之氟酸則選擇性地蝕刻氮化膜所變化而成之氧化膜。因此,可選擇性地除去氮化膜。According to the substrate processing method of the first aspect of the invention, the plasma containing oxygen is brought into contact with a substrate having a thermal oxide film and a nitride film formed by thermal oxidation treatment, and HF gas is supplied to the substrate. The plasma containing oxygen changes the nitride film into an oxide film, and the fluoric acid generated by the HF gas selectively etches the oxide film formed by the change of the nitride film. Therefore, the nitride film can be selectively removed.

依據申請專利範圍第2項所記載之基板處理方法,是使含有氧之電漿中之活性種朝向覆蓋於導電部之側面及頂面之氮化膜且大致與側面平行移動,而使該活性種接觸氮化膜來使氮化膜變化成氧化膜。因為覆蓋於氮化膜之導電部之側面之部份,沿著上述活性種之移動方向的厚度較大,活性種無法充份進入覆蓋導電部之側面之部份。結果,於導電部之側面,殘留著未變化成氧化膜之氮化膜。HF氣體所產生之氟酸選擇性地蝕刻氮化膜所變化成之氧化膜,然而,未蝕刻氮化膜。因此,氮化膜當中,覆蓋導電部之側面之部份不會被除去,故可選擇性地除去其他部份。According to the substrate processing method of the second aspect of the invention, the active species in the oxygen-containing plasma is moved in parallel with the side surface so as to face the nitride film covering the side surface and the top surface of the conductive portion, and the activity is made. The nitride film is contacted to change the nitride film into an oxide film. Since the portion covering the side surface of the conductive portion of the nitride film has a large thickness along the moving direction of the active species, the active species cannot sufficiently enter the portion covering the side surface of the conductive portion. As a result, a nitride film which is not changed into an oxide film remains on the side surface of the conductive portion. The fluoric acid generated by the HF gas selectively etches the oxide film which is changed by the nitride film, however, the nitride film is not etched. Therefore, in the nitride film, the portion covering the side surface of the conductive portion is not removed, so that other portions can be selectively removed.

依據申請專利範圍第3項所記載之基板處理方法,活性種至少含有陽離子。發生電漿時,於基板之表面附近之空間所發生之皮鞘使陽離子朝著基板之表面加速。因此,可使陽離子確實地接觸基板上之氮化膜。According to the substrate processing method of claim 3, the active species contains at least a cation. When plasma is generated, the sheath which occurs in the space near the surface of the substrate accelerates the cation toward the surface of the substrate. Therefore, the cation can be surely contacted with the nitride film on the substrate.

依據申請專利範圍第4項所記載之基板處理方法,氮化膜之平坦部可被選擇性地氧化。HF氣體所產生之氟酸選擇性地蝕刻氮化膜所變化成之氧化膜。因此,可選擇性地除去氮化膜之平坦部。According to the substrate processing method of the fourth aspect of the invention, the flat portion of the nitride film can be selectively oxidized. The fluoric acid generated by the HF gas selectively etches the oxide film which is changed by the nitride film. Therefore, the flat portion of the nitride film can be selectively removed.

依據申請專利範圍第5項所記載之基板處理方法,是使含有氧之電漿中之活性種朝向覆蓋從基板之表面垂直突出之凸狀之導電部之側面及頂面之氮化膜,而相對於基板之表面以大致垂直之方式移動,該活性種可接觸氮化膜而使氮化膜變化成氧化膜。因為沿著氮化膜之覆蓋於導電部之側面之部份之基板之表面之垂直方向的厚度較大,相對於基板表面為大致垂直移動之活性種無法充份進行覆蓋導電部之側面之部份。結果,於導電部之側面,殘留著不變化成氧化膜之氮化膜。HF氣體所產生之氟酸選擇性地蝕刻氮化膜所變化成之氧化膜,然而,未蝕刻氮化膜。因此,氮化膜當中,覆蓋導電部之側面之部份不會被除去,故可選擇性地除去其他部份。The substrate processing method according to claim 5, wherein the active species in the oxygen-containing plasma are directed toward the nitride film covering the side surface and the top surface of the convex conductive portion that protrudes perpendicularly from the surface of the substrate. The active species can contact the nitride film to change the nitride film into an oxide film by moving substantially perpendicularly to the surface of the substrate. Since the thickness of the surface of the substrate along the portion of the nitride film covering the side surface of the conductive portion is large, the active species that move substantially vertically with respect to the surface of the substrate cannot sufficiently cover the side portion of the conductive portion. Share. As a result, a nitride film which does not change into an oxide film remains on the side surface of the conductive portion. The fluoric acid generated by the HF gas selectively etches the oxide film which is changed by the nitride film, however, the nitride film is not etched. Therefore, in the nitride film, the portion covering the side surface of the conductive portion is not removed, so that other portions can be selectively removed.

依據申請專利範圍第6項所記載之基板處理方法,可選擇性地氧化氮化膜之平坦部。HF氣體所產生之氟酸選擇性地蝕刻氮化膜所變化成之氧化膜。因此,可選擇性地除去氮化膜之平坦部。According to the substrate processing method of the sixth aspect of the invention, the flat portion of the nitride film can be selectively oxidized. The fluoric acid generated by the HF gas selectively etches the oxide film which is changed by the nitride film. Therefore, the flat portion of the nitride film can be selectively removed.

以下,參照圖式,針對本發明之實施形態進行說明。Hereinafter, embodiments of the present invention will be described with reference to the drawings.

首先,本發明之第1實施形態係針對用以實施基板處理方法之基板處理系統進行說明。First, a first embodiment of the present invention will be described with respect to a substrate processing system for performing a substrate processing method.

第1圖係用以實施本實施形態之基板處理方法之基板處理系統之概略構成之平面圖。Fig. 1 is a plan view showing a schematic configuration of a substrate processing system for carrying out the substrate processing method of the present embodiment.

第1圖中,基板處理系統10(基板處理裝置),具備:用以對半導體裝置用之晶圓(以下,簡稱為「晶圓」)W(基板)實施電漿處理之第1處理舟11;與該第1處理舟11為平行配置,對在第1處理舟11接受過電漿處理之晶圓W實施後述選擇性蝕刻處理之第2處理舟12;以及分別連結於第1處理舟11及第2處理舟12之矩形狀之當做共用搬運室使用之裝載模組13。In the first embodiment, the substrate processing system 10 (substrate processing apparatus) includes a first processing boat 11 for performing plasma processing on a wafer (hereinafter simply referred to as "wafer") W (substrate) for a semiconductor device. The second processing boat 12 that performs the selective etching process described later on the wafer W that has been subjected to the plasma treatment in the first processing boat 11 is disposed in parallel with the first processing boat 11 and is connected to the first processing boat 11 The rectangular shape of the second processing boat 12 is used as a loading module 13 for use in a shared transfer room.

裝載模組13,除了上述之第1處理舟11及第2處理舟12以外,尚連結著分別載置著可收容25片晶圓W之容器之前開式晶圓盒(Front Opening Unified Pod)14之3個前開式晶圓盒載置台15、用以預校準從前開式晶圓盒14搬出之晶圓W之位置之引導器16、及用以計測晶圓W之表面狀態之第1及第2 IMS(Integrated Metrology System、Therma-Wave,Inc.)17、18。In addition to the first processing boat 11 and the second processing boat 12 described above, the loading module 13 is connected to a front opening cassette (Front Opening Unified Pod) 14 in which containers for accommodating 25 wafers W are respectively placed. The three front open cassette mounting platforms 15, the guides 16 for pre-aligning the positions of the wafers W carried out from the front open wafer cassette 14, and the first and the third for measuring the surface state of the wafer W 2 IMS (Integrated Metrology System, Therma-Wave, Inc.) 17, 18.

第1處理舟11及第2處理舟12,連結於裝載模組13之長度方向之側壁,而且,以夾著裝載模組13與3個前開式晶圓盒載置台15相對之方式配置,引導器16係配置於裝載模組13之長度方向之一端,第1 IMS 17係配置於裝載模組13之長度方向之另一端配置,第2 IMS 18係與3個前開式晶圓盒載置台15為並列配置。The first processing boat 11 and the second processing boat 12 are coupled to the side wall in the longitudinal direction of the loading module 13 and are disposed to face the three front opening wafer cassette mounting tables 15 with the loading module 13 interposed therebetween. The first IMS 17 is disposed at one end of the length of the loading module 13 , and the second IMS 18 is disposed at the other end of the loading module 13 . The second IMS 18 is connected to the three front open cassette mounting platforms 15 . Configured for side by side.

裝載模組13具有:配置於內部之用以搬運晶圓W之階段形雙臂型之搬運臂機構19、及以對應各前開式晶圓盒載置台15之方式配置於側壁之當做晶圓W之投入口使用之3個載入口20。搬運臂機構19從載置於前開式晶圓盒載置台15之前開式晶圓盒14經由載入口20取出晶圓W,針對該被取出之晶圓W針對第1處理舟11、第2處理舟12、引導器16、第1 IMS 17或第2 IMS 18進行搬出及搬入。The loading module 13 has a step-type arm type arm mechanism 19 for transporting the wafer W therein, and a wafer W disposed on the side wall corresponding to each of the front opening type wafer cassette mounting tables 15 The three loading ports 20 used for the input port. The transport arm mechanism 19 takes out the wafer W from the open wafer cassette 14 before being placed on the front open wafer cassette mounting table 15 via the load port 20, and the wafer W to be taken out is directed to the first processing boat 11 and the second The processing boat 12, the guide 16, the first IMS 17, or the second IMS 18 are carried out and carried in.

第1 IMS 17係光學系之監視器,具有用以載置被搬入之晶圓W之工作台21、及指向被載置於該工作台21之晶圓W之光學感測器22,用以測定晶圓W之表面形狀,例如,多晶矽膜之膜厚、配線溝、以及閘極等之CD(Critical Dimension)值。第2 IMS 18也是光學系之監視器,與第1 IMS 17相同,具有工作台23及光學感測器24。The monitor of the first IMS 17-series optical system has a table 21 for placing the loaded wafer W and an optical sensor 22 directed to the wafer W placed on the table 21 for The surface shape of the wafer W is measured, for example, a CD (Critical Dimension) value of a film thickness of a polysilicon film, a wiring trench, and a gate. The second IMS 18 is also an optical system monitor, and has a table 23 and an optical sensor 24 similarly to the first IMS 17.

第1處理舟11,具有:對晶圓W實施電漿處理之第1處理模組25(氧電漿接觸裝置);及內建將晶圓W受取至該第1處理模組25之連結式單鎬型之第1搬運臂26之第1載置鎖定模組27。The first processing boat 11 includes a first processing module 25 (oxygen plasma contact device) that performs plasma processing on the wafer W, and a built-in type in which the wafer W is taken up to the first processing module 25 The first load locker 27 of the first transport arm 26 of the single-turn type is placed.

第1處理模組25具有圓筒狀之處理室容器(腔室)、及配置於該腔室內之上部電極及下部電極(皆未圖示),該上部電極及下部電極之間之距離設定成可對晶圓W實施電漿處理之適度間隔。此外,下部電極之頂部具有利用庫侖力等保持晶圓W之ESC 28。The first processing module 25 has a cylindrical processing chamber container (chamber) and an upper electrode and a lower electrode (not shown) disposed in the chamber, and the distance between the upper electrode and the lower electrode is set to The wafer W can be subjected to a moderate interval of plasma processing. Further, the top of the lower electrode has an ESC 28 that holds the wafer W by Coulomb force or the like.

第1處理模組25,將氧氣導入腔室內部,藉由於上部電極及下部電極間產生電場來實施被導入之氧氣之電漿化而產生氧電漿,藉由使該氧電漿中所含有之活性種來實施電漿處理,具體而言,藉由使陽離子接觸晶圓W來實施電漿處理。The first processing module 25 introduces oxygen into the chamber, and generates an electric field by the electric field generated between the upper electrode and the lower electrode to generate oxygen plasma, which is contained in the oxygen plasma. The active species is subjected to plasma treatment, specifically, plasma treatment is performed by contacting the cations with the cations.

第1處理舟11,使裝載模組13之內部壓力維持於大氣壓,另一方面,使第1處理模組25之內部壓力維持於真空。因此,第1載置鎖定模組27,藉由於與第1處理模組25之連結部具有真空閘閥29且於與裝載模組13之連結部具備大氣閘閥30,而構成內部壓力可調整之真空預備搬運室。The first processing boat 11 maintains the internal pressure of the loading module 13 at atmospheric pressure, and maintains the internal pressure of the first processing module 25 at a vacuum. Therefore, the first load lock module 27 has a vacuum gate valve 29 at the connection portion with the first process module 25 and an air gate valve 30 at the connection portion with the load module 13 to form an internal pressure adjustable vacuum. Prepare the transfer room.

於第1載置鎖定模組27之內部之大致中央部,設置著第1搬運臂26,而於相對於該第1搬運臂26較靠近第1處理模組25側,設置著第1緩衝部31,於相對於第1搬運臂26較靠近裝載模組13側,設置著第2緩衝部32。第1緩衝部31及第2緩衝部32係配置於用以支撐配置在第1搬運臂26之前端部之晶圓W之支撐部(鎬)33移動之軌道上,藉由使已實施電漿處理之晶圓W暫時退避至支撐部33之軌道之上方,可以圓滑地實施未處理之晶圓W及已完成處理之晶圓W對第1處理模組25之搬進及搬出。The first transfer arm 26 is provided at a substantially central portion of the inside of the first placement lock module 27, and the first buffer portion is provided closer to the first processing module 25 side with respect to the first transfer arm 26 31. The second buffer portion 32 is provided on the side closer to the loading module 13 with respect to the first transfer arm 26. The first buffer portion 31 and the second buffer portion 32 are disposed on a rail for supporting the support portion (33) of the wafer W disposed at the end portion of the first transfer arm 26, and the plasma is applied. The processed wafer W is temporarily retracted above the track of the support portion 33, and the unprocessed wafer W and the processed wafer W can be smoothly carried in and out of the first processing module 25.

第2處理舟12具有:用以對晶圓W實施後述之選擇性蝕刻處理之第2處理模組34;及介由真空閘閥35連結於該第2處理模組34,且將晶圓W受取至第2處理模組34之內建著連結型單鎬型之第2搬運臂36之第2載置鎖定模組37。The second processing boat 12 has a second processing module 34 for performing a selective etching process to be described later on the wafer W, and is connected to the second processing module 34 via a vacuum gate valve 35, and receives the wafer W. The second placement lock module 37 of the second transfer arm 36 of the connected type is built into the second processing module 34.

第2圖係第1圖之第2處理模組之剖面圖,第2(A)圖係第1圖之線I-I之剖面圖,第2(B)圖係第2(A)圖之A部之放大圖。2 is a cross-sectional view of the second processing module of FIG. 1, FIG. 2(A) is a cross-sectional view taken along line I-I of FIG. 1, and FIG. 2(B) is a second (A) drawing. A magnified view of Part A.

第2(A)圖中,第2處理模組34具有:圓筒狀之處理室容器(腔室)38;配置於該腔室38內之晶圓W之載置台39;以與載置台39相對之方式配置於腔室38上方之蓮蓬頭40;及用以實施腔室38內之氣體等之排氣之TMP(Turbo Molecular Pump)41;以及配置於腔室38及TMP41之間,用以控制腔室38內之壓力之可變式蠂形閥之APC(Adaptive Pressure Control)閥42。In the second (A) diagram, the second processing module 34 includes a cylindrical processing chamber container (chamber) 38, a mounting table 39 of the wafer W disposed in the chamber 38, and a mounting table 39. The shower head 40 disposed above the chamber 38 and the TMP (Turbo Molecular Pump) 41 for performing the exhaust of the gas or the like in the chamber 38; and disposed between the chamber 38 and the TMP 41 for controlling An APC (Adaptive Pressure Control) valve 42 of a variable pressure valve in the chamber 38.

蓮蓬頭40具有圓板狀之氧體供應部43(HF氣體供應裝置),氧體供應部43具有緩衝室44。緩衝室44介由氣體通氣孔45連通至腔室38內。The shower head 40 has a disk-shaped oxygen supply unit 43 (HF gas supply device), and the oxygen supply unit 43 has a buffer chamber 44. The buffer chamber 44 communicates into the chamber 38 via a gas vent 45.

蓮蓬頭40之氧體供應部43之緩衝室44連結於HF氣體供應系(未圖示)。該HF氣體供應系對緩衝室44供應HF氣體。該被供應之HF氣體介由氣體通氣孔45被供應至介腔室38內。蓮蓬頭40之氧體供應部43內建著加熱器(未圖示),例如,內建著加熱元件。該加熱元件控制緩衝室44內之HF氣體之溫度。The buffer chamber 44 of the oxygen supply unit 43 of the showerhead 40 is connected to an HF gas supply system (not shown). The HF gas supply system supplies HF gas to the buffer chamber 44. The supplied HF gas is supplied into the chamber 38 through the gas vent 45. A heater (not shown) is built in the oxygen supply unit 43 of the shower head 40, and for example, a heating element is built in. The heating element controls the temperature of the HF gas within the buffer chamber 44.

蓮蓬頭40,如第2(B)圖所示,氣體通氣孔45之通向腔室38內之開口部係由末端擴大之形狀所形成。藉此,可以有效率地使HF氣體擴散至腔室38內。此外,氣體通氣孔45,因為剖面呈頸縮形狀,可以防止腔室38所發生之殘留物等逆流至氣體通氣孔45及緩衝室44。The shower head 40 has a shape in which the opening of the gas vent hole 45 into the chamber 38 is formed by the shape in which the end is enlarged, as shown in Fig. 2(B). Thereby, the HF gas can be efficiently diffused into the chamber 38. Further, since the gas vent hole 45 has a neck-shaped cross section, it is possible to prevent the residue or the like generated in the chamber 38 from flowing back to the gas vent hole 45 and the buffer chamber 44.

此外,第2處理模組34,腔室38之側壁內建著加熱器(未圖示),例如,內建著加熱元件。藉此,可以將腔室38內之環境溫度設定成高於常溫,而促進後述之利用氟酸除去一氧化矽膜54。此外,側壁內之加熱元件,藉由側壁之加熱,可以防止利用氟酸除去一氧化矽膜54時所發生之殘留物附著於側壁之內側。Further, in the second processing module 34, a heater (not shown) is built in the side wall of the chamber 38, and for example, a heating element is built in. Thereby, the ambient temperature in the chamber 38 can be set higher than the normal temperature, and the niobium oxide film 54 can be removed by the use of hydrofluoric acid, which will be described later. Further, by heating the side wall of the heating element in the side wall, it is possible to prevent the residue generated when the niobium oxide film 54 is removed by the hydrofluoric acid from adhering to the inner side of the side wall.

載置台39之內部具有調溫機構之冷媒室(未圖示)。對該冷媒室供應既定溫度之冷媒,例如,供應冷卻水或氟系非活性化學液,藉由該冷媒之溫度控制載置於載置台39之上面之晶圓W之溫度。A refrigerant chamber (not shown) having a temperature adjustment mechanism inside the mounting table 39. The refrigerant is supplied to the refrigerant chamber at a predetermined temperature, for example, cooling water or a fluorine-based inactive chemical liquid is supplied, and the temperature of the wafer W placed on the upper surface of the mounting table 39 is controlled by the temperature of the refrigerant.

回到第1圖,第2載置鎖定模組37具有內建著第2搬運臂36之框體狀之搬運室(腔室)46。此外,裝載模組13之內部壓力維持於大氣壓,另一方面,第2處理模組34之內部壓力維持於大氣壓以下,例如,維持於將近真空。因此,第2載置鎖定模組37,藉由於與第2處理模組34之連結部具備真空閘閥35,且於與裝載模組13之連結部具備大氣門閥47,而構成內部壓力可調整之真空預備搬運室。Returning to Fig. 1, the second placement lock module 37 has a casing-shaped transfer chamber (chamber) 46 in which the second transfer arm 36 is built. Further, the internal pressure of the loading module 13 is maintained at atmospheric pressure, while the internal pressure of the second processing module 34 is maintained at or below atmospheric pressure, for example, maintained at a near vacuum. Therefore, the second mounting lock module 37 is provided with a vacuum gate valve 35 at the connection portion with the second processing module 34, and an atmospheric door valve 47 is provided at the connection portion with the loading module 13, so that the internal pressure can be adjusted. Vacuum preparation transfer room.

此外,基板處理系統10具備配置於裝載單元13之長度方向之一端之操作面板48。操作面板48具有例如由LCD(Liquid Crystal Display)所構成之顯示部,該顯示部顯示基板處理系統10之各構成要素之動作狀況。Further, the substrate processing system 10 includes an operation panel 48 disposed at one end of the loading unit 13 in the longitudinal direction. The operation panel 48 has a display unit composed of, for example, an LCD (Liquid Crystal Display), and the display unit displays the operation state of each component of the substrate processing system 10.

然而,於具有利用熱氧化處理所形成之熱氧化膜、及利用CVD處理所形成之含有雜質之氧化膜之晶圓,選擇性地蝕刻含有雜質之氧化膜之方法,例如,未使用HF氣體、或HF氣體及H2 O氣體之混合氣體之電漿化之方法係大家所熟知(例如,參照日本特開平06-181188號公報)。However, a method of selectively etching an oxide film containing impurities by using a thermal oxide film formed by thermal oxidation treatment and a wafer containing an oxide film formed by CVD treatment, for example, without using HF gas, A method of pulverizing a mixed gas of HF gas and H 2 O gas is known (for example, refer to Japanese Laid-Open Patent Publication No. Hei 06-181188).

此外,本發明者發現,為了使相對於熱氧化膜之含有雜質之氧化膜之選擇比高於上述方法,進行各種實驗,在幾乎不存在H2 O之環境下,未供應H2 O氣體而只對晶圓W供應HF氣體時,可大幅提高相對於熱氧化膜之含有雜質之氧化膜之選擇比。Further, the present inventors have found that in order to make the selection ratio of the oxide film containing impurities with respect to the thermal oxide film higher than the above method, various experiments are carried out, and in the environment where H 2 O is scarcely present, H 2 O gas is not supplied. When only the HF gas is supplied to the wafer W, the selection ratio of the oxide film containing impurities with respect to the thermal oxide film can be greatly improved.

其次,本發明者針對實現上述高選擇比之機制進行審慎研究,而推論出以下說明之假設。Next, the inventors conducted a careful study on the mechanism for realizing the above-described high selection ratio, and inferred the hypothesis explained below.

HF氣體藉由與H2 O結合而成氟酸,該氟酸會侵入並除去氧化膜。因此,在幾乎不存在H2 O之環境下,為了使HF氣體成為氟酸,必須與氧化膜所含有之水(H2 O)分子結合。The HF gas is combined with H 2 O to form a hydrofluoric acid which invades and removes the oxide film. Therefore, in the environment where H 2 O is scarcely present, in order to make the HF gas a hydrofluoric acid, it is necessary to bond with the water (H 2 O) molecule contained in the oxide film.

因為含有雜質之氧化膜係利用CVD處理等之蒸鍍來形成,膜之構造較疏鬆而容易吸附水分子。因此,含有雜質之氧化膜含有某種程度之水分子。到達含有雜質之氧化膜之HF氣體與該水分子結合而成為氟酸。其次,該氟酸會侵入含有雜質之氧化膜。Since the oxide film containing impurities is formed by vapor deposition such as CVD treatment, the structure of the film is loose and it is easy to adsorb water molecules. Therefore, the oxide film containing impurities contains a certain degree of water molecules. The HF gas reaching the oxide film containing impurities is combined with the water molecule to become hydrofluoric acid. Next, the hydrofluoric acid invades an oxide film containing impurities.

另一方面,因為熱氧化膜係於800~900℃之環境下利用熱氧化處理所形成,膜形成時不含水分子,此外,因為膜之構造較緻密而不易吸附水分子。因此,熱氧化膜幾乎不含水分子。所供應之HF氣體即使到達熱氧化膜,因為水分子不存在,而不會變成氟酸。結果,熱氧化膜不會被侵入。On the other hand, since the thermal oxide film is formed by thermal oxidation treatment in an environment of 800 to 900 ° C, the film is formed without water molecules, and further, since the structure of the film is dense, it is not easy to adsorb water molecules. Therefore, the thermal oxide film hardly contains water molecules. The supplied HF gas reaches the thermal oxide film even because water molecules do not exist and do not become hydrofluoric acid. As a result, the thermal oxide film is not invaded.

藉此,在幾乎不存在H2 O之環境下,未供應H2 O氣體而只對晶圓W供應HF氣體時,可以大幅提高相對於熱氧化膜之含有雜質之氧化膜之選擇比(選擇性蝕刻處理)。Thereby, in the environment where H 2 O is scarcely present, when the H 2 O gas is not supplied and only the HF gas is supplied to the wafer W, the selection ratio of the oxide film containing impurities with respect to the thermal oxide film can be greatly improved (selection Sex etching treatment).

本實施形態時,如第3(A)圖所示之矽基材50上積層著由利用熱氧化處理所形成之SiO2 所構成之熱氧化膜51及由利用CVD處理所形成之SiN所構成之氮化矽膜52(氮化膜)之晶圓W,為了選擇性地除去氮化矽膜52,利用上述之利用氟酸之選擇性蝕刻處理。具體而言,於利用氧化處理使晶圓W之氮化矽膜52變化成氧化膜後,實施上述利用氟酸之選擇性蝕刻處理。In the present embodiment, the tantalum substrate 50 shown in Fig. 3(A) is formed by laminating a thermal oxide film 51 composed of SiO 2 formed by thermal oxidation treatment and SiN formed by CVD treatment. The wafer W of the tantalum nitride film 52 (nitride film) is subjected to the above-described selective etching treatment using hydrofluoric acid in order to selectively remove the tantalum nitride film 52. Specifically, after the tantalum nitride film 52 of the wafer W is changed into an oxide film by an oxidation treatment, the above selective etching treatment using hydrofluoric acid is performed.

以下,針對本實施形態之氮化矽膜52之氧化處理進行說明。Hereinafter, the oxidation treatment of the tantalum nitride film 52 of the present embodiment will be described.

使氮化矽膜52中之氧(O2 )氣體所產生之氧電漿(O2 電漿)中之活性種53,例如,接觸陽離子(第3(B)圖),使氮化矽膜52中之SiN及氧電漿中之活性種產生下式所示之化學反應,2SiN+O2 → 2SiNO而產生SiNO生成。因為SiNO係不安定之物質,如下式所示,氮會分離並昇華,2SiNO → 2SiO+N2 ↑而產生SiO(一氧化矽)。藉此,氮化矽膜52變化成由SiO所構成之一氧化矽膜54(第3(C)圖)。因為一氧化矽膜54係利用CVD處理所形成之膜構造較疏鬆之氮化矽膜52所變化而成者,一氧化矽膜54之膜構造也較疏鬆。因此,一氧化矽膜54含有某種程度之水分子。本實施形態時,係利用氟酸之選擇性蝕刻處理來選擇性地蝕刻該一氧化矽膜54,結果,可選擇性地除去氮化矽膜52。The active species 53 in the oxygen plasma (O 2 plasma) produced by the oxygen (O 2 ) gas in the tantalum nitride film 52, for example, is contacted with a cation (Fig. 3(B)) to form a tantalum nitride film. The active species in SiN and oxygen plasma in 52 produces a chemical reaction of the formula: 2SiN+O 2 → 2SiNO to produce SiNO generate. Since SiNO is an unstable substance, nitrogen is separated and sublimated as shown in the following formula, and 2SiNO → 2SiO + N 2 ↑ produces SiO (antimony oxide). Thereby, the tantalum nitride film 52 is changed to a ruthenium oxide film 54 composed of SiO (Fig. 3(C)). Since the niobium monoxide film 54 is changed by the loosening of the tantalum nitride film 52 formed by the CVD treatment, the film structure of the niobium monoxide film 54 is also loose. Therefore, the niobium monoxide film 54 contains some degree of water molecules. In the present embodiment, the niobium monoxide film 54 is selectively etched by a selective etching treatment using hydrofluoric acid, and as a result, the tantalum nitride film 52 can be selectively removed.

其次,針對本實施形態之基板處理方法進行說明。本實施形態之基板處理方法係利用第1圖之基板處理系統10來實施。Next, the substrate processing method of the present embodiment will be described. The substrate processing method of this embodiment is implemented by the substrate processing system 10 of Fig. 1 .

首先,準備於矽基材50上形成由SiO2 所構成之熱氧化膜51且於熱氧化膜51上形成由SiN所構成之氮化矽膜52之晶圓W(第3(A)圖)。其次,將該晶圓W搬入第1處理模組25之腔室內並載置於ESC 28上。First, a wafer W on which a thermal oxide film 51 made of SiO 2 is formed on a tantalum substrate 50 and a tantalum nitride film 52 made of SiN is formed on the thermal oxide film 51 (Fig. 3(A)) . Next, the wafer W is carried into the chamber of the first processing module 25 and placed on the ESC 28.

其次,將氧氣導入腔室內,藉由使上部電極及下部電極間產生電場來實施氧氣之電漿化而在氧電漿中產生活性種53使,該氧電漿中之活性種53接觸氮化矽膜52(氧電漿接觸步驟)。此時,因為電場,於晶圓W之表面附近之空間會產生平行於晶圓W之表面之皮鞘55。因為皮鞘55內會沿著相對於晶圓W表面之垂直方向產生電位差,通過皮鞘55之氧電漿中之活性種53,例如,陽離子會因為皮鞘55而朝相對於晶圓W表面之垂直方向進行加速。結果,氧電漿中之活性種53會垂直地接觸形成於晶圓W表面之氮化矽膜52(第3(B)圖)。接觸氮化矽膜52之氧電漿中之活性種53,如上面所述,使氮化矽膜52變化成一氧化矽膜54(第3(C)圖)。Next, oxygen is introduced into the chamber, and an electric field is generated between the upper electrode and the lower electrode to perform plasma electrolysis of the oxygen to generate an active species 53 in the oxygen plasma, and the active species 53 in the oxygen plasma is contact nitrided. Decor film 52 (oxygen plasma contact step). At this time, the skin sheath 55 parallel to the surface of the wafer W is generated in the space near the surface of the wafer W due to the electric field. Since the skin sheath 55 generates a potential difference along the vertical direction with respect to the surface of the wafer W, the active species 53 in the oxygen plasma passing through the sheath sheath 55, for example, the cations may face the wafer W due to the sheath 55. Accelerate in the vertical direction. As a result, the active species 53 in the oxygen plasma vertically contacts the tantalum nitride film 52 formed on the surface of the wafer W (Fig. 3(B)). The active species 53 in the oxygen plasma contacting the tantalum nitride film 52, as described above, changes the tantalum nitride film 52 to a tantalum oxide film 54 (Fig. 3(C)).

其次,將晶圓W搬出第1處理模組25之腔室,並經由裝載模組13搬入第2處理模組34之腔室38內。此時,晶圓W係載置於載置台39上。Next, the wafer W is carried out of the chamber of the first processing module 25, and is carried into the chamber 38 of the second processing module 34 via the loading module 13. At this time, the wafer W is placed on the mounting table 39.

其次,利用APC閥42等將腔室38內之壓力設定成1.3×102 ~1.1×103 pa(1~8Torr),利用側壁內之加熱器將腔室38內之環境溫度設定成40~60℃。其次,從蓮蓬頭40之氧體供應部43以流量40~60SCCM對晶圓W供應HF氣體(HF氣體供應步驟)(第3(D)圖)。此外,此時,腔室38內之水分子幾乎都被除去,此外,未對腔室38內供應H2 O氣體。Next, the pressure in the chamber 38 is set to 1.3 × 10 2 to 1.1 × 10 3 Pa (1 to 8 Torr) by the APC valve 42 or the like, and the ambient temperature in the chamber 38 is set to 40 by the heater in the side wall. 60 ° C. Next, HF gas is supplied to the wafer W from the oxygen supply unit 43 of the showerhead 40 at a flow rate of 40 to 60 SCCM (HF gas supply step) (Fig. 3(D)). Further, at this time, almost all of the water molecules in the chamber 38 are removed, and further, the H 2 O gas is not supplied into the chamber 38.

一氧化矽膜54,如上面所述,含有某種程度之水分子,到達一氧化矽膜54之HF氣體與一氧化矽膜54所含有之水分子結合而成為氟酸。其次,該氟酸除去一氧化矽膜54。另一方面,利用氟酸除去一氧化矽膜54而露出熱氧化膜51後,即使HF氣體到達熱氧化膜51,因為熱氧化膜51幾乎未含有水分子,幾乎沒有HF氣體會變成氟酸,幾乎沒有熱氧化膜51被除去。結果,可選擇性地蝕刻除去一氧化矽膜54(第3(E)圖)。The niobium monoxide film 54 contains a certain amount of water molecules as described above, and the HF gas reaching the niobium monoxide film 54 is combined with the water molecules contained in the niobium oxide film 54 to become hydrofluoric acid. Next, the fluoric acid removes the hafnium oxide film 54. On the other hand, after removing the niobium monoxide film 54 by hydrofluoric acid to expose the thermal oxide film 51, even if the HF gas reaches the thermal oxide film 51, since the thermal oxide film 51 contains almost no water molecules, almost no HF gas becomes hydrofluoric acid. Almost no thermal oxide film 51 is removed. As a result, the hafnium oxide film 54 can be selectively removed by etching (Fig. 3(E)).

其次,將晶圓W搬出第2處理模組34之腔室38,結束本處理。Next, the wafer W is carried out of the chamber 38 of the second processing module 34, and the process is terminated.

依據本實施形態之基板處理方法,使氧電漿中之活性種53接觸具有熱氧化膜51及氮化矽膜52之晶圓W,此外,對該晶圓W供應HF氣體。氧電漿中之活性種53使氮化矽膜52變化成一氧化矽膜54,HF氣體所產生之氟酸選擇性地蝕刻氮化矽膜52所變化成之一氧化矽膜54。因此,可選擇性地除去氮化矽膜52。According to the substrate processing method of the present embodiment, the active species 53 in the oxygen plasma is brought into contact with the wafer W having the thermal oxide film 51 and the tantalum nitride film 52, and the HF gas is supplied to the wafer W. The active species 53 in the oxygen plasma changes the tantalum nitride film 52 to a tantalum oxide film 54, and the fluorine acid generated by the HF gas selectively etches the tantalum nitride film 52 to become one of the tantalum oxide films 54. Therefore, the tantalum nitride film 52 can be selectively removed.

上述基板處理方法,對晶圓W供應HF氣體時,腔室38內之水分子幾乎完全被除去,此外,因為未對腔室38內供應H2 O氣體,於幾乎未含有水分子之熱氧化膜51,因為幾乎不會發生HF氣體及水分子之結合而幾乎不會產生氟酸,故氧化膜51幾乎不會被除去。因此,可更確實地選擇性地蝕刻一氧化矽膜54。In the above substrate processing method, when the HF gas is supplied to the wafer W, the water molecules in the chamber 38 are almost completely removed, and further, since the H 2 O gas is not supplied into the chamber 38, the thermal oxidation of the water molecules is hardly contained. In the film 51, since the combination of the HF gas and the water molecules hardly occurs and the hydrofluoric acid hardly occurs, the oxide film 51 is hardly removed. Therefore, the hafnium oxide film 54 can be selectively etched more selectively.

此外,上述之基板處理方法時,腔室38內之水分子幾乎被完全除去,且未對腔室38內供應H2 O氣體,此外,晶圓W之一氧化矽膜54所含有之水分子被應用於SiO2 及氟酸之反應而被消耗掉。因此,腔室38內可維持於極乾燥之狀態。結果,可以抑制水分子所導致之粒子及晶圓W上之水印之發生,因此,可以提高利用晶圓W所製造之半導體裝置之信賴性。Further, in the above substrate processing method, the water molecules in the chamber 38 are almost completely removed, and the H 2 O gas is not supplied into the chamber 38. Further, the water molecules contained in the ruthenium film 54 of the wafer W are contained. It is applied to the reaction of SiO 2 and hydrofluoric acid and is consumed. Therefore, the inside of the chamber 38 can be maintained in an extremely dry state. As a result, generation of water particles by the water molecules and watermarks on the wafer W can be suppressed, so that the reliability of the semiconductor device manufactured by the wafer W can be improved.

其次,針對本發明之第2實施形態之基板處理方法進行說明。Next, a substrate processing method according to a second embodiment of the present invention will be described.

本實施形態之構成及作用,基本上,與上述第1實施形態相同,只有經過處理之基板之構成與上述第1實施形態不同。因此,省略相同構成之說明,以下,只針對不同於第1實施形態之構成及作用進行說明。The configuration and operation of the present embodiment are basically the same as those of the above-described first embodiment, and only the configuration of the processed substrate is different from that of the first embodiment. Therefore, the description of the same configuration will be omitted, and only the configuration and operation different from the first embodiment will be described below.

第4圖係本實施形態之基板處理方法之製程圖。Fig. 4 is a process chart of the substrate processing method of the embodiment.

首先,準備於矽基材60上,均一地形成由SiO2 所構成之熱氧化膜61,於該熱氧化膜61,形成垂直突出於晶圓W’表面之剖面略呈矩形之由多晶矽所構成之閘極62(凸狀導電部),且於熱氧化膜61上形成由SiN所構成之氮化矽膜63之晶圓W’。於該晶圓W’,不是只有熱氧化膜61為氮化矽膜63,氮化矽膜63也覆蓋於閘極62之側面及頂面(第4(A)圖)。其次,將該晶圓W’搬入第1處理模組25之腔室內並載置於ESC 28上。First, a thermal oxide film 61 made of SiO 2 is uniformly formed on the tantalum substrate 60, and the thermal oxide film 61 is formed of a polycrystalline crucible having a substantially rectangular cross section which protrudes perpendicularly from the surface of the wafer W'. A gate 62 (a convex conductive portion) is formed, and a wafer W' of a tantalum nitride film 63 made of SiN is formed on the thermal oxide film 61. In the wafer W', not only the thermal oxide film 61 is the tantalum nitride film 63, but also the tantalum nitride film 63 covers the side surface and the top surface of the gate 62 (Fig. 4(A)). Next, the wafer W' is carried into the chamber of the first processing module 25 and placed on the ESC 28.

其次,將氧氣導入腔室內,藉由於上部電極及下部電極間產生電場來使氧氣電漿化而於氧電漿中產生活性種53,使該氧電漿中之活性種53接觸氮化矽膜63(氧電漿接觸步驟)。此時,與第1實施形態相同,於晶圓W’之表面附近之空間,發生平行於晶圓W’表面之皮鞘55。Next, oxygen is introduced into the chamber, and an active species 53 is generated in the oxygen plasma by the electric field generated by the electric field between the upper electrode and the lower electrode, so that the active species 53 in the oxygen plasma contacts the tantalum nitride film. 63 (oxygen plasma contact step). At this time, as in the first embodiment, a sheath 55 parallel to the surface of the wafer W' occurs in a space near the surface of the wafer W'.

通過皮鞘55之氧電漿中之活性種53,例如,陽離子,會因為皮鞘55,而於相對於晶圓W’表面之垂直方向被加速,並沿著該垂直方向移動。因為相對於晶圓W’表面之垂直方向與閘極62之側面為平行,通過皮鞘55之氧電漿中之活性種53之移動大致平行於閘極62側面,而垂直接觸氮化矽膜63(第4(B)圖)。The active species 53 in the oxygen plasma of the sheath sheath 55, for example, cations, are accelerated in the vertical direction relative to the surface of the wafer W' by the sheath sheath 55 and move in the vertical direction. Since the vertical direction with respect to the surface of the wafer W' is parallel to the side surface of the gate 62, the movement of the active species 53 in the oxygen plasma through the sheath 85 is substantially parallel to the side of the gate 62, and the vertical contact with the tantalum nitride film 63 (Fig. 4(B)).

接觸氮化矽膜63之氧電漿中之活性種53,如上面所述,使氮化矽膜63變化成一氧化矽膜64,然而,因為沿著覆蓋氮化矽膜63之閘極62之側面之部份之活性種53之移動方向(相對於晶圓W’表面之垂直方向)的厚度較大,氧電漿中之活性種53無法充份進入覆蓋閘極62之側面之部份內。結果,於閘極62之側面,殘留著未變化成一氧化矽膜64之氮化部63a(第4(C)圖)。另一方面,氮化矽膜63當中之覆蓋閘極電極62之頂面之平坦部份及未覆蓋閘極62之平坦部份,因為氧電漿中之活性種53而變化成一氧化矽膜64(選擇性氧化步驟)。The active species 53 in the oxygen plasma contacting the tantalum nitride film 63, as described above, changes the tantalum nitride film 63 to a tantalum oxide film 64, however, because along the gate 62 covering the tantalum nitride film 63 The thickness of the active species 53 on the side is relatively large (relative to the vertical direction of the surface of the wafer W'), and the active species 53 in the oxygen plasma cannot sufficiently enter the portion of the side covering the gate 62. . As a result, a nitride portion 63a which is not changed to the hafnium oxide film 64 remains on the side surface of the gate 62 (Fig. 4(C)). On the other hand, the flat portion of the tantalum nitride film 63 covering the top surface of the gate electrode 62 and the flat portion of the uncovered gate 62 are changed into a hafnium oxide film 64 due to the active species 53 in the oxygen plasma. (Selective oxidation step).

其次,將晶圓W’從第1處理模組25之腔室搬出,經由裝載模組13,搬入第2處理模組34之腔室38內。此時,晶圓W’係載置於載置台39上。Next, the wafer W' is carried out from the chamber of the first processing module 25, and is carried into the chamber 38 of the second processing module 34 via the loading module 13. At this time, the wafer W' is placed on the mounting table 39.

其次,將腔室38內之諸條件設定成與第1實施形態之諸條件相同。其次,從蓮蓬頭40之氧體供應部43以流量40~60SCCM對晶圓W’供應HF氣體(HF氣體供應步驟)(第4(D)圖)。此外,此時,腔室38內之水分子幾乎被完全除去且未對腔室38內供應H2 O氣體,係與第1實施形態相同。Next, the conditions in the chamber 38 are set to be the same as those in the first embodiment. Next, HF gas (HF gas supply step) is supplied from the oxygen supply unit 43 of the showerhead 40 to the wafer W' at a flow rate of 40 to 60 SCCM (Fig. 4(D)). Further, at this time, the water molecules in the chamber 38 are almost completely removed and the H 2 O gas is not supplied into the chamber 38, which is the same as in the first embodiment.

因此,到達一氧化矽膜64之HF氣體與一氧化矽膜64所含有之水分子結合而成為氟酸。其次,該氟酸除去一氧化矽膜64。另一方面,利用氟酸除去一氧化矽膜64而露出熱氧化膜61後,HF氣體即使到達熱氧化膜61,因為熱氧化膜61幾乎未含有水分子,HF氣體幾乎都不會變成氟酸,而幾乎不會除去任何熱氧化膜61。此外,即使露出氮化部63a,因為該氮化部63a係由SiN所構成,故SiN幾乎都不會與氟酸產生反應,故幾乎不會有氮化部63a也被除去之情形。結果,選擇性地蝕刻除去一氧化矽膜64,且於閘極62之側面形成氮化部63a(第4(E)圖)。該氮化部63a,於LDD(Light Doped Drain)構造,發揮用以分離閘極62與源極/汲極之隔離件之機能。Therefore, the HF gas reaching the niobium monoxide film 64 is combined with the water molecules contained in the niobium oxide film 64 to become hydrofluoric acid. Next, the fluoric acid removes the ruthenium oxide film 64. On the other hand, after removing the niobium monoxide film 64 by hydrofluoric acid to expose the thermal oxide film 61, even if the HF gas reaches the thermal oxide film 61, since the thermal oxide film 61 contains almost no water molecules, the HF gas hardly becomes a hydrofluoric acid. And almost no thermal oxide film 61 is removed. Further, even if the nitride portion 63a is exposed, since the nitride portion 63a is made of SiN, almost no SiN reacts with the hydrofluoric acid, so that the nitride portion 63a is hardly removed. As a result, the hafnium oxide film 64 is selectively removed and the nitride portion 63a is formed on the side surface of the gate 62 (Fig. 4(E)). The nitriding portion 63a functions as a spacer for separating the gate 62 and the source/drain in the LDD (Light Doped Drain) structure.

其次,從第2處理模組34之腔室38搬出晶圓W’,結束本處理。Next, the wafer W' is carried out from the chamber 38 of the second processing module 34, and the processing is terminated.

依據本實施形態之基板處理方法,氧電漿中之活性種53朝向覆蓋於閘極62之側面及頂面之氮化矽膜63,以大致平行於側面(沿著相對於晶圓W’表面之垂直方向)之方式移動,該氧電漿中之活性種53接觸氮化矽膜63。因為沿著氮化矽膜63之覆蓋著閘極62之側面之部份之活性種53之移動方向(相對於晶圓W’表面之垂直方向)的厚度較大。氧電漿中之活性種53無法充份進入覆蓋閘極62之側面之部份內。結果,氮化矽膜63當中之覆蓋閘極62之頂面之平坦部份及未覆蓋閘極62之平坦部份,因為氧電漿中之活性種53而變化成一氧化矽膜64,然而,於閘極62之側面,殘留著變化成一氧化矽膜64之氮化部63a。HF氣體所產生之氟酸選擇性地蝕刻氮化矽膜63所變化成之一氧化矽膜64,然而,幾乎不會蝕刻氮化部63a。因此,氮化矽膜63當中之覆蓋閘極62側面之氮化部63a不會被除去,而可選擇性地除去其他部份,具體而言,選擇性地除去覆蓋閘極62頂面之平坦部份及未覆蓋閘極62之平坦部份之氮化矽膜63。According to the substrate processing method of the present embodiment, the active species 53 in the oxygen plasma is directed toward the tantalum nitride film 63 covering the side surface and the top surface of the gate 62 so as to be substantially parallel to the side surface (along the surface relative to the wafer W' In the vertical direction, the active species 53 in the oxygen plasma contacts the tantalum nitride film 63. The thickness of the active species 53 along the side of the tantalum nitride film 63 covering the side surface of the gate 62 (the vertical direction with respect to the surface of the wafer W') is large. The active species 53 in the oxygen plasma cannot sufficiently enter the portion covering the side of the gate 62. As a result, the flat portion of the top surface of the tantalum nitride film 63 covering the gate electrode 62 and the flat portion of the uncovered gate electrode 62 are changed into the hafnium oxide film 64 due to the active species 53 in the oxygen plasma. However, On the side of the gate 62, a nitride portion 63a which changes into a hafnium oxide film 64 remains. The fluoric acid generated by the HF gas selectively etches the tantalum nitride film 63 into one of the tantalum oxide films 64, however, the nitride portion 63a is hardly etched. Therefore, the nitride portion 63a of the tantalum nitride film 63 covering the side surface of the gate electrode 62 is not removed, and other portions can be selectively removed, specifically, the top surface of the gate electrode 62 is selectively removed. The portion and the tantalum nitride film 63 which does not cover the flat portion of the gate 62.

此外,上述之基板處理方法時,因為很難利用氟酸完全除去全部之一氧化矽,故氮化部63a等當然會含有若干一氧化矽。Further, in the above substrate processing method, since it is difficult to completely remove all of the cerium oxide by the hydrofluoric acid, the nitriding portion 63a or the like naturally contains a certain amount of cerium oxide.

上述之各實施形態時,係利用氧電漿實施氮化矽膜之氧化,然而,使用於氮化矽膜之氧化者,未受限於此,只要為至少含有氧之電漿即可。In the above embodiments, the oxidation of the tantalum nitride film is performed by the oxygen plasma. However, the oxidation of the tantalum nitride film is not limited thereto, and may be any plasma containing at least oxygen.

此外,上述之各實施形態時,使氧電漿接觸晶圓W之氮化矽膜52(氮化矽膜53)時,未對第1處理模組25之下部電極施加偏壓電壓,然而,為了使氧電漿可確實地接觸氮化矽膜52,亦可對下部電極施加偏壓電壓。Further, in each of the above embodiments, when the oxygen plasma is brought into contact with the tantalum nitride film 52 (tantalum nitride film 53) of the wafer W, a bias voltage is not applied to the lower electrode of the first processing module 25. However, In order to allow the oxygen plasma to reliably contact the tantalum nitride film 52, a bias voltage may be applied to the lower electrode.

此外,應用各實施形態之基板處理方法之基板,未限制為半導體裝置用之晶圓,亦可以為LCD及FPD(Flat Panel Display)等所使用之各種基板、光罩、CD基板、印刷基板等。Further, the substrate to which the substrate processing method of each embodiment is applied is not limited to a wafer for a semiconductor device, and may be various substrates, a photomask, a CD substrate, a printed substrate, or the like used for an LCD, an FPD (Flat Panel Display) or the like. .

本發明之目的,亦可藉由將記憶著用以實現上述各實施形態之機能之軟體之程式碼之記憶媒體提供給系統或裝置,由該系統或裝置之電腦(或者,CPU或MPU等)讀取並執行儲存於記憶媒體之程式碼來達成。For the purpose of the present invention, a computer or a computer (or CPU, MPU, etc.) of the system or device may be provided by a memory medium that memorizes the code of the software for realizing the functions of the above embodiments. Read and execute the code stored in the memory medium to achieve.

此時,係從記憶媒體讀取之程式碼本身實現上述之各實施形態之機能,而以由該程式碼及記憶著該程式碼之記憶媒體來構成本發明。At this time, the code itself read from the memory medium realizes the functions of the above embodiments, and the present invention is constituted by the code and the memory medium in which the code is stored.

此外,以提供程式碼為目的之記憶媒體,例如,可以使用FLOPPY(登錄商標)碟片、硬碟、光磁碟、CD-ROM、CD-R、CD-RW、DVD-ROM、DVD-RAM、DVD-RW、DVD+RW等之光碟、磁帶、非揮發性之記憶卡、ROM等。此外,亦可介由網路下載程式碼。In addition, as a memory medium for providing code, for example, FLOPPY (registered trademark) disc, hard disc, optical disc, CD-ROM, CD-R, CD-RW, DVD-ROM, DVD-RAM can be used. , CD-RW, DVD+RW, etc., optical discs, non-volatile memory cards, ROM, etc. In addition, the code can also be downloaded via the Internet.

此外,藉由電腦執行讀取之程式碼,不但可以實現上述各實施形態之機能,尚可依據該程式碼之指示,運作於電腦上之OS(作業系統)等執行實際處理之一部份或全部,並利用該處理實現上述各實施形態之機能時也包括在內。In addition, by executing the read code by the computer, not only can the functions of the above embodiments be implemented, but also an OS (operation system) operating on the computer can perform part of the actual processing according to the instruction of the code or All of these functions are also included when the functions of the above embodiments are implemented by this processing.

此外,將從記憶媒體讀取之程式碼,寫入插入於電腦之機能擴充板或連結於電腦之機能擴充單元所具備之記憶體後,依據該程式碼之指示,具備該擴充機能之擴充板或擴充單元之CPU等執行實際處理之一部份或全部,並利用該處理實現上述各實施形態之機能時亦包括在內。In addition, the code read from the memory medium is written into the memory of the function expansion unit of the computer or the function expansion unit connected to the computer, and the expansion board of the expansion function is provided according to the instruction of the code. The CPU or the like of the expansion unit performs some or all of the actual processing, and the functions of the above embodiments are also included in the processing.

10...基板處理系統10. . . Substrate processing system

11...第1處理舟11. . . First processing boat

12...第2處理舟12. . . Second processing boat

25...第1處理模組25. . . First processing module

34...第2處理模組34. . . Second processing module

38...腔室38. . . Chamber

39...載置台39. . . Mounting table

40...蓮蓬頭40. . . Shower head

43...氧體供應部43. . . Oxygen supply department

50、60...矽基材50, 60. . . Bismuth substrate

51、61...熱氧化膜51, 61. . . Thermal oxide film

52、63...氮化矽膜52, 63. . . Tantalum nitride film

53...活性種53. . . Active species

54、64...一氧化矽膜54, 64. . . Niobium oxide film

62...閘極62. . . Gate

第1圖係用以執行本發明之第1實施形態之基板處理方法之基板處理系統之概略構成之平面圖。Fig. 1 is a plan view showing a schematic configuration of a substrate processing system for performing a substrate processing method according to a first embodiment of the present invention.

第2圖係第1圖之第2處理模組之剖面圖,第2(A)圖係第1圖之線I-I之剖面圖,第2(B)圖係第2(A)圖之A部之放大圖。2 is a cross-sectional view of the second processing module of FIG. 1, FIG. 2(A) is a cross-sectional view taken along line I-I of FIG. 1, and FIG. 2(B) is a second (A) drawing. A magnified view of Part A.

第3圖係本發明之第1實施形態之基板處理方法之製程圖。Fig. 3 is a process diagram of a substrate processing method according to a first embodiment of the present invention.

第4圖係本發明之第2實施形態之基板處理方法之製程圖。Fig. 4 is a process diagram of a substrate processing method according to a second embodiment of the present invention.

50...矽基材50. . . Bismuth substrate

51...熱氧化膜51. . . Thermal oxide film

52...氮化矽膜52. . . Tantalum nitride film

53...活性種53. . . Active species

54...一氧化矽膜54. . . Niobium oxide film

Claims (8)

一種基板處理方法,用以對具有藉由熱氧化處理所形成之熱氧化膜及氮化膜之基板進行處理,該基板處理方法之特徵為具有:氧電漿接觸步驟,其係用以使含有氧之電漿接觸於前述基板;及HF氣體供應步驟,其係用以朝前述含有氧之電漿接觸到的前述基板供應HF氣體,於進行HF氣體供應之時,除去腔室內之水分子,前述氮化膜為氮化矽膜,在氧電漿接觸步驟中,變化成一氧化矽膜,在前述熱氧化膜及前述一氧化矽膜同時存在之狀態下,供給HF氣體,前述熱氧化膜及前述一氧化矽膜之密度互相不同,於自前述腔室內除去水分子之後,供給前述HF氣體,使得在前述兩種類之氧化矽膜中之密度低的氧化矽膜上殘留水分子,而選擇性地除去前述密度低的氧化矽膜。 A substrate processing method for processing a substrate having a thermal oxide film and a nitride film formed by thermal oxidation treatment, the substrate processing method having an oxygen plasma contacting step for containing a plasma of oxygen is in contact with the substrate; and an HF gas supply step is for supplying HF gas to the substrate contacting the oxygen-containing plasma, and removing water molecules in the chamber when the HF gas is supplied, The nitride film is a tantalum nitride film, and is changed into a hafnium oxide film in the oxygen plasma contacting step, and the HF gas is supplied while the thermal oxide film and the niobium monoxide film are simultaneously present, and the thermal oxide film and The density of the niobium monoxide film is different from each other, and after the water molecules are removed from the chamber, the HF gas is supplied, so that water molecules remain on the low-density hafnium oxide film in the two types of the hafnium oxide film, and the selectivity is selective. The ruthenium oxide film having a low density as described above is removed. 如申請專利範圍第1項所記載之基板處理方法,其中前述基板具備在前述熱氧化膜上突出之凸狀之導電部,前述氮化膜覆蓋前述導電部之側面及頂面,前述氧電漿接觸步驟中,前述含有氧之電漿中之活性種大致與前述側面平行移動而接觸於前述氮化膜。 The substrate processing method according to claim 1, wherein the substrate includes a convex conductive portion protruding on the thermal oxide film, and the nitride film covers a side surface and a top surface of the conductive portion, and the oxygen plasma In the contacting step, the active species in the oxygen-containing plasma substantially moves in parallel with the side surface to contact the nitride film. 如申請專利範圍第2項所記載之基板處理方法, 其中前述活性種至少含有陽離子。 The substrate processing method described in claim 2, Wherein the aforementioned active species contain at least a cation. 如申請專利範圍第2或3項所記載之基板處理方法,其中具有選擇性地氧化前述氮化膜之平坦部的選擇性氧化步驟。 The substrate processing method according to claim 2, wherein the selective oxidation step of selectively oxidizing the flat portion of the nitride film is provided. 如申請專利範圍第1項所記載之基板處理方法,其中前述基板具有在前述熱氧化膜上從該基板之表面垂直突出之凸狀之導電部,前述氮化膜覆蓋前述導電部之側面及頂面,前述氧電漿接觸步驟中,前述含有氧之電漿中之活性種相對於前述基板之表面略垂直地移動而接觸於前述氮化膜。 The substrate processing method according to claim 1, wherein the substrate has a convex conductive portion that protrudes perpendicularly from a surface of the substrate on the thermal oxide film, and the nitride film covers a side surface and a top portion of the conductive portion. In the oxygen plasma contacting step, the active species in the oxygen-containing plasma moves slightly perpendicular to the surface of the substrate to contact the nitride film. 如申請專利範圍第5項所記載之基板處理方法,其中具有選擇性地氧化前述氮化膜之平坦部的選擇性氧化步驟。 The substrate processing method according to claim 5, which has a selective oxidation step of selectively oxidizing a flat portion of the nitride film. 如申請專利範圍第1項所記載之基板處理方法,其中在前述HF氣體供給步驟中,於自前述腔室除去水分子之時,將前述腔室內壓力設定在1.3×102 ~1.1×103 Pa(1~8Torr),將前述腔室內之環境溫度設定在40℃~60℃。The substrate processing method according to claim 1, wherein in the HF gas supply step, when water molecules are removed from the chamber, the chamber pressure is set to 1.3 × 10 2 to 1.1 × 10 3 Pa (1~8 Torr) sets the ambient temperature in the chamber to 40 °C to 60 °C. 如申請專利範圍第1項所記載之基板處理方法,其 中前述HF氣體係以流量40SCCM~60SCCM被供給。The substrate processing method according to claim 1, wherein The HF gas system described above is supplied at a flow rate of 40 SCCM to 60 SCCM.
TW096123567A 2006-06-29 2007-06-28 Substrate handling method TWI497597B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006180184A JP5102467B2 (en) 2006-06-29 2006-06-29 Substrate processing method

Publications (2)

Publication Number Publication Date
TW200818316A TW200818316A (en) 2008-04-16
TWI497597B true TWI497597B (en) 2015-08-21

Family

ID=39011559

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096123567A TWI497597B (en) 2006-06-29 2007-06-28 Substrate handling method

Country Status (4)

Country Link
JP (1) JP5102467B2 (en)
KR (1) KR100880747B1 (en)
CN (1) CN100514572C (en)
TW (1) TWI497597B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8329587B2 (en) * 2009-10-05 2012-12-11 Applied Materials, Inc. Post-planarization densification
US8987145B2 (en) * 2011-03-04 2015-03-24 Asahi Kasei Microdevices Corporation Semiconductor device, manufacturing method of the semiconductor device
US9093389B2 (en) * 2013-01-16 2015-07-28 Applied Materials, Inc. Method of patterning a silicon nitride dielectric film
JP6073172B2 (en) * 2013-03-29 2017-02-01 岩谷産業株式会社 Etching method
KR102095983B1 (en) * 2017-08-24 2020-04-02 피에스케이홀딩스 (주) Substrate treating apparatus and substrate treating method
KR200489542Y1 (en) 2017-09-12 2019-07-04 미라클통상 주식회사 Sofa for pet dog which is used as sitting cushion or car seat
KR102281826B1 (en) * 2019-07-08 2021-07-23 세메스 주식회사 Apparatus and method for processing substrate
JP7414593B2 (en) * 2020-03-10 2024-01-16 東京エレクトロン株式会社 Substrate processing method and substrate processing apparatus

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6534351B2 (en) * 2001-03-19 2003-03-18 International Business Machines Corporation Gate-controlled, graded-extension device for deep sub-micron ultra-high-performance devices
US20040043638A1 (en) * 2002-08-30 2004-03-04 Fujitsu Amd Semiconductor Limited Semiconductor memory device and method for manufacturing semiconductor device
US20050181607A1 (en) * 2003-03-31 2005-08-18 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device
US20060042752A1 (en) * 2004-08-30 2006-03-02 Rueger Neal R Plasma processing apparatuses and methods
US20060057828A1 (en) * 2004-09-10 2006-03-16 Mitsuhiro Omura Method of manufacturing semiconductor device

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1539700A (en) * 1976-05-14 1979-01-31 Int Plasma Corp Process for etching sio2
JPS57138139A (en) * 1981-02-19 1982-08-26 Nec Home Electronics Ltd Etching method for insulating film of semiconductor device
JPH0628259B2 (en) 1982-12-27 1994-04-13 富士通株式会社 Method for manufacturing semiconductor device
JPS6276630A (en) * 1985-09-30 1987-04-08 Toshiba Corp Dry cleaning method
US5279705A (en) * 1990-11-28 1994-01-18 Dainippon Screen Mfg. Co., Ltd. Gaseous process for selectively removing silicon nitride film
JPH09171996A (en) * 1995-12-19 1997-06-30 Toshiba Corp Processing and processor of semiconductor substrate
JP3519066B2 (en) * 2001-08-27 2004-04-12 忠弘 大見 Equipment for plasma processing
US7077903B2 (en) 2003-11-10 2006-07-18 International Business Machines Corporation Etch selectivity enhancement for tunable etch resistant anti-reflective layer
KR100541680B1 (en) * 2003-11-28 2006-01-11 주식회사 하이닉스반도체 Method for forming isolation layer of semiconductor device
KR20070007172A (en) 2004-03-31 2007-01-12 다다히로 오미 Circuit board, circuit board manufacturing method and display apparatus provided with circuit board

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6534351B2 (en) * 2001-03-19 2003-03-18 International Business Machines Corporation Gate-controlled, graded-extension device for deep sub-micron ultra-high-performance devices
US20040043638A1 (en) * 2002-08-30 2004-03-04 Fujitsu Amd Semiconductor Limited Semiconductor memory device and method for manufacturing semiconductor device
US20050181607A1 (en) * 2003-03-31 2005-08-18 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device
US20060042752A1 (en) * 2004-08-30 2006-03-02 Rueger Neal R Plasma processing apparatuses and methods
US20060057828A1 (en) * 2004-09-10 2006-03-16 Mitsuhiro Omura Method of manufacturing semiconductor device

Also Published As

Publication number Publication date
KR100880747B1 (en) 2009-02-02
KR20080001612A (en) 2008-01-03
JP5102467B2 (en) 2012-12-19
CN100514572C (en) 2009-07-15
JP2008010661A (en) 2008-01-17
CN101097865A (en) 2008-01-02
TW200818316A (en) 2008-04-16

Similar Documents

Publication Publication Date Title
US8114781B2 (en) Substrate processing method and substrate processing apparatus
TWI497597B (en) Substrate handling method
JP4860219B2 (en) Substrate processing method, electronic device manufacturing method, and program
KR101955829B1 (en) Method for removing adhering matter and dry etching method
US8043659B2 (en) Substrate processing apparatus and substrate processing method
KR100826690B1 (en) Substrate processing apparatus, method for examining substrate processing conditions, and storage medium
US8703000B2 (en) Slimming method of carbon-containing thin film and oxidation apparatus
US20090191340A1 (en) Substrate processing method and system
KR100869865B1 (en) Substrate processing method and substrate processing apparatus
JP2007180418A (en) Etching method and recording medium
KR101867194B1 (en) Etching device, etching method, and substrate-mounting mechanism
TWI661074B (en) Manufacturing method of semiconductor device, substrate processing device and recording medium
JP2009094307A (en) Etching method and recording medium
JP6073172B2 (en) Etching method
KR100892542B1 (en) Substrate processing method and substrate processing system
US9780037B2 (en) Method of processing target object
US8034720B2 (en) Substrate processing method and substrate processing apparatus
US20120006782A1 (en) Substrate processing method and substrate processing apparatus
JP2007266455A (en) Substrate processing apparatus and method, and storage medium
US8206605B2 (en) Substrate processing method and substrate processing system
US7993540B2 (en) Substrate processing method and substrate processing apparatus
KR20200095565A (en) Substrate processing apparatus, manufacturing method and program of semiconductor device